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Digital logic circuit designers have many computer-aided design 
(CAD) packages at their disposal. That most current computers were 
designed by computers proves the practicality of such CAD programs. On 
a smaller scale, many algorithms and associated software packages solve 
the gate minimization problem for combinational logic design or select 
the optimum memory device from among given candidates to yield gate 
minimization for sequential problems. Digital logic designers choose a 
memory device, find the resulting logic equations, and minimize the 
combinational portion of the sequential feedback circuit. Another 
memory device is utilized only after dissatisfaction with the first has 
resulted. However, a CAD program can test all types of memory devices 
and yield a minimum combinational circuit for each device. Thus, the 
designer can be assured of finding the optimal design for given con-
straints. The problem investigated in this thesis is the design of 
optimal sequential circuits using NAND gates for the combinational por-
tion. A list of several familiar memory devices is specified for the 
sequential portion of the problem. The number of gates and, secondarily, 





Historically, the problem of finding a minimum logic circuit has 
been divided into two parts: the combinational logic design problem and 
the memory selection problem. The usual criteria for minimization are 
propagation time and package count. In this thesis, the combinational 
problem under consideration is the design of optimal TANT networks, i.e., 
three-level NAND-gate circuits with true inputs only (1). Used in the 
examples as a convenient tool for visualization in combinational prob-
lems with few inputs is the circuit-action Karnaugh map. In the 
sequential problem, some of the memories to choose from are the D flip-
flop, RS flip-flop, JK flip-flop, T (or toggle) flip-flop, and, of 
course, any clocked version of any of these. 
The TANT restriction of three levels or less is used to minimize 
propagation time since any logic function can be realized in three 
levels, and propagation time is a function of the number of levels 
through which the signal must pass. Solving the minimum package count 
is not as straightforward and, in fact, is not the consideration when 
logic component (chip) design is considered. Therefore, for ease in the 
first case and correctness in the second, rather than minimum package 
count, minimum-gate and minimum-input realizations will be the goal. 
The solution of NAND circuits is easily used in an analogous manner to 
solve for NOR circuits (1-J). The uncomplemented requirement is typical 
for inputs to a logic circuit. However, since complemented inputs will 
be available as outputs from memory devices, this thesis actu~lly deals 
with a modified TANT problem. 
The majority of previous work on the NAND/NOR synthesis problem has 
been four categories: the double-complement technique (4-6), 
3 
decomposition (7-9), the head-tail approach (10-12), the map factoring 
approach (13-15). Although there has been some work in using integer 
programming (16-19), it has been of a much more general nature and not 
explicitly advantageous in the solution of the TANT problem. There also 
has been work done using exhaustive search (20, 21), but this method 
was used to generate a table of solutions for all possible small number 
of input problems and is not very practical for situations involving 
many input variables. 
The double-complement technique, which is solving the two-level 
AND/OR problem by essentially a Quine-McCluskey approach and then 
inverting inputs to achieve the necessary negated inputs, is the most 
straightforward technique because of the equivalence of any two-level 
NAND structure and its corresponding AND/OR circuit (22). Although 
straightforward, this procedure usually does not yield an optimal 
(i.e., minimum-gate, minimum-input) realization for a given problem. A 
double-complement method was developed early by Gimpel (~) which 
involved certain extensions involving a prime implicant cover and 
closure (CC) table. Hohulin and Muroga (5) reported several alternative 
methods for solving the CC-table in Gimpel's algorithm suitable for 
computer processing, and these methods are implemented as computer 
programs. Ellis (6) extended the double-complement technique to NOR 
gates as well as NAND. Davidson (7) used decomposition, in which a 
first cut of the double-complement method is made, followed by back-
tracking for improvements while considering fan-in, fan-out, and level 
constraints. Dietmeyer and Su (8) used decomposition with factoring, 
assuming complemented inputs available and no level constraint. 
Schneider and Dietmeyer (9) extended decomposition solutions for multiple 
outputs. Koh'.s (10) head-tail approach is based on first obtaining the 
essential prime implicants and then generating useful prime implicants. 
By various methods groupings are made to reduce the NAND circuit. Then 
a table analogous to the CC table is solved. Chakrabarti, Choudhury, 
and Basu (11) proposed an early head-tail investigation based upon analy-
sis of production at the second-level gate outputs of the complement of 
the function as well as the desired minterms. Frackowiak (12) presented 
two approaches, one yielding a quasi-minimal hazardless solution and the 
other yielding a strictly minimal solution. Maley and Earle (1J) ini-
tiated map factoring for finding gates from prime implicants by a method 
analogous to circling n-cubes on a Karnaugh map; hence, the name map 
factoring is appropriate. Eisenberg's (1~) work was extended by Torng 
(15) to yield a systematic realization procedure for NAND networks by 
alternately inhibiting 0 and 1 entires in the Karnaugh map as the num-
ber of switching levels increases. After this primitive realization is 
obtained, a level reduction procedure is applied to reduce the number of 
levels to at most three. A transform technique is used to complete the 
design procedure. These various procedures provide a wide range of 
solutions to the TANT problem, with most of them having been implemented 
on digital computers. None of these procedures attacks the problem of 
associated sequential problems. Also, none of the publications give 
very extensive analysis of memory or CPU time requirements for computer 
implementations. 
An Example 
To demonstrate the TANT solution of a particular problem using the 
double-complement technique and subsequent improvements until an optimum 
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(a ) ( b) 
(c ) ( d) 
Figure 1. Example NAND Gate Circuit Improvements 
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solution is found, consider the function 
L: m ( o, 2, J, 4, 5, 6, 11, 13 ). ( 1) 
The solution corresponding to the optimal AND/OR network is 
(2) 
which is shown as a circuit using NAND gates in Figure 1(a). Note that 
single input NAND gates are used as inverters to get the complemented 
inputs. This realization has 9 gates and 18 inputs to those gates. 
Now using the first and fourth terms of the right-hand side of (2) we 
see that 
(J) 
and substituting (J) into (2) the result is 
( 4) 
This realization is shown in Figure 1 (b). It has only 8 gates and 16 
inputs. Further reduction is seen by ORing zero to the second and third 
terms of (4), i.e., 
(x2 + xJ)(x2x4 + xJx4) 
(x2x3 ) (x2x4 + x3x4 ). 
Now substituing (5) into (4) yields 
(5) 
( 6) 
which is shown as a NAND circuit in Figure 1{c). This circuit has only 7 
7 
gates but still 16 inputs. With some more manipulations, the result is 
( 7) 
and this result is shown in Figure 1 (d). This is the optimal TANT net-
work for this problem with only 6 gates and 15 inputs. This is the same 
solution as found by Torng (15) on page 125 by using his level-reduction 
and gate-reduction technique. Also, this is the solution found using the 
algorithm developed later in this thesis. This example demonstrates the 
straightforward initial solution using double-complement method and that 
the result was not the optimal TANT circuit. With some algebraic manipu-
lations, the optimal solution was found and matched the result using 
level-reduction gate-reduction technique's solution. This same example 
will be treated in detail using this thesis' algorithm in the next 
chapter. 
Problem Formulation and Approach 
The problem to be investigated in this thesis is the TANT problem 
in conjunction with memory. The combinational portion of the problem 
uses three~level NAND-gate circuits with only true externally supplied 
inputs and both true and complemented inputs available from the memory 
devices. Also, the combinational portion must cover multiple output 
cases. fhe memory, or sequential, portion simply tries different flip-
flops and solves the related combinational problem. This combined effort 
of both the combinational and sequential problem does not appear in the 
literature. 
The algorithm was initially programmed to simply solve the TANT 
problem with true inputs only. The program was then exercised with many 
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large examples with a spinoff effort to decide whether minimum gate was 
a prerequisite for a circuit to have minimum inputs. The program was 
then exercised with different implementations of arbitrary steps to 
determine the best on the basis of computer time, core storage require-
ments, and ease to user. Finally, the TANT synthesis algorithm was 
matched with the flip-flop selection and implemented as a computer-aided 
design package. 
Thesis Outline 
Following this introductory chapter, the TANT synthesis algorithm 
is rigorously developed and described in detail in Chapter II. The CAD 
package for the TANT problem, along with several large examples, is pre-
sented. in Chapter III. Chapter IV describes the sequential problem, 
along with presenting a key example. Discussion of extensions, improve-
ments, and conclusions are presented in Chapter V. 
CHAPTER II 
SYNTHESIS OF OPTIMAL TANT NETWORKS 
This chapter presents and proves the optimality of an algorithm to 
solve the TANT problem. A firm theoretical basis is presented in the 
form of theorems and rigorous proofs, followed by a detailed discussion 
of the synthesis algorithm. The underlying concept was first worked on 
by Layton (23) beginning in 1973. The early concepts have been formal-
ized in the form of theorems and some of his third-level gate selections 
have been modified to allow a form of backtracking. Also, a very exten-
sive gate and input reduction scheme has been added onto the end of the 
algorithm. One of his examples is used, while two new examples have 
been added to demonstrate the improvements. 
Basic Theorems 
This section presents fundamental theorems to be used as a basis for 
the TANT network synthesis procedure. Notationally, the first-level gate 
is defined as the gate from which the output is obtained. Second-level 
gates feed first-level gates and third-level gates feed second-level 
gates. Additionally, no feedback. is allowed whereby lower-level gates 
feed higher-level gates. Theorems l through 4 provide for second-level 
and third-level gate candidate generation. 1he completeness of an itera-
tive procedure based on these first four theorems is guaranteed by 
Theorem 5. Theorems 6 and 7 describe a necessary selection of certain 
9 
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second-level gate candidates for the optimal network. A key network 
reduction is indicated by Theorem 8, and Theorems 9 and 10 minimize gate 
inputs. Finally, Theorem 11 shows that an optimal TANT network is 
obtained. 
Theorem 1 
Each 1-set containing the primary cube is a candidate for a second-
level gate in a three-level NAND network having only true inputs. 
Proof: 
Let F ( x 1 , x 2 , ... , 
inputs defined as 
x ) be some Boolean switching function with n 
n 







where mis the number of 1-set terms containing only true inputs, S. is 
J 
the product of true inputs for the jth 1-set, and Q is some function 
covering the remaining 1-sets. Using the standard involution theorem 
(2) gives 
F ( x 1 , x 2 , ••• , xn) = Q + 







F(x1 , x2' ••• ' x ) = Q n rr S. ( 10) j:-=1 J 
which can be recognized as a two-level NAND network with S. as inputs to 
J 
h .th 1 l t e J gate at the second eve • Moreover, the m outputs from these 
second-level gates and Q are inputs to the first level. 
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The primary cube (22) is the 0-cube having the set of coordinates 
(111 ••• 1), i.e., all of the true inputs. Thus, any N-cube with only 
true inputs must contain the primary cube. 
Theorem 2 
Each 0-set containing the primary cube is a candidate for a third-
level gate in a TANT network. 
Proof: 










where there are f, 0-sets composed of the sums of p. complemented inputs, 
1 
th . . . th R . xS denotes the k complemented input in the i sum, and is some 
k 
function covering the remaining 0-sets. For example, one such function 
Invoking involution and De Morgan's theorems gives 
f, p. i 




F(x1 , x2' x ) R 
. Tf r rl1 1 . . . ' n i . I xskJ ... ' 
i==1 k==1 
( 1J) 
Therefore, the inputs to the third-level gates are the p. true inputs. 
i 
Theorem 3 
For a three-level NAND network, the input combinations to a third-
level gate place "don't cares" in the 1-sets being considered as 
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candidates for second-level gates. 
Proof: 
Let the input set to the combinational network be represented by* 
2n 
TJrd = l ti 
i=1 
( 14) 
where rt is the number o:f input variables, t. is the ith combination o:f 
1 
the input variables, and 1: denotes the logical sum of the t .• The k 
1 
applied input combinations which yield a 11 1 11 and 2n-k which yield a 110 11 
at the output of the third-level gate may be expressed as 
k 2n 
TJrd 
::: I t, + I t, ( 15) 1 1 
i=1 i=k+1 
Since the output o:f this third-level gate can be an input to the second 
level, the total number of inputs to the second level is n+1. The 
n+1 
resulting 2 combinations o:f inputs to the second level may be expressed 
as 
2 n+1 
T2nd I t, 1 ( 16) 
i==1 
With ZJrd as the output o:f the third-level gate, 
T = Z • T + Z • T 2nd Jrd Jrd Jrd Jrd ( 17) 
*The summation upper limit 2n indicates only that there are 2n dis-
tinct values which i can assume over the entire summation. No relation 
between the binary value of the particular input t. and i is implied. 
. 1 
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Substituting (8) into (10) and simplifying yields 
k 2n 





+ 2Jrd l t. + z 2 t. 1 Jrd 1 
i=1 i=k-1-1 
Observe that is zero for the input combinations and ZJrd is 




. . t":;:1 input combina ions. Therefore, the inputs corre-
i=k+1 
sponding to the first and fourth terms in (18) are never applied and may 




If some second-level gate candidates in a three-level NAND network 
have been determined, then the corresponding 1-set input combinations 
may be treated as "don't cares"· in the 0-sets being considered as candi-
dates for third-level gates. 
Proof: 
If q members of the 1-set are covered by the second-level gate 
candidates already determined, then the output of the network will be 
11 1 11 regardless of whether the remaining switching would result in an 
output of "1" or 110 11 for the q members of the 1-set previously covered. 
Theorem 5 
If a necessary third-level gate candidate is determined but dis-
carded in favor of another candidate (or candidates), then it will be 
regenerated subsequently for 0-set coverage at the third level. 
Proof: 
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Suppose a third-level gate candidate is generated but not needed as 
a "don't care 11 (Theorem J) for particular 1-set input combinations being 
considered for second-level gate candidates. Even though discarded at 
this stage of generation, the third-level gate candidate may be required 
subsequently as a 11 don't care" to feed a second-level gate candidate 
covering yet another 1-set. Therefore, to cover this other 1-set with a 
second-level gate, it will be necessary to regenerate the given third-
level gate candidate. Furthermore, it is entirely possible that an 
improved third-level gate candidate having fewer inputs (and containing 
as a subset the previously discarded gate candidate) will be generated. 
In the worst case, the discarded gate candidate itself will be 
regenerated. 
Theorem 6 
The last second-level gate candidate generated must be selected for 
the TANT network. 
Proof: 
Since second-level gate candidates are generated to cover members 
of the 1.-set (Theorem 1), each new candidate generated must cover at 
least one member of the 1-set not covered by candidates generated pre-
viously. The generation of these second-level gate candidates ceases 
when all members of the 1-set have been covered. Therefore, the last 
candidate generated must be selected because it covers at least one mem-
ber of the 1-set not covered by any other candidate. 
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Theorem 7 
If the first stage of generation of second-level gate candidates 
yields only one candidate, then that candidate must be selected for the 
TANT network. 
Proof: 
At least one member of the 1-set covered by the sole second-level 
gate candidate must be used as a "don 1 t care" (Theorem 4) for the sub-
sequent generation of one or more third-level gate candidates. By 
Theorem 2, the resulting third-level gate candidate(s) prevent any sub-
sequent second-level gate candidates from covering the particular 
member(s) of the 1-set being used in Theorem 4. 
Theorem 8 
If a third-level gate candidate £eeds only one second-level gate 
candidate as the sole input to that gate candidate, then both of these 
gate candidates may be discarded and the inputs to the original third-
level gate candidate £ed directly into the first-level gate. 
Proof: 
... ' x ) be de£ined as n 
( 19) 
where tJrd is the input combination to the third-level gate under con-
sideration and P is some £unction that covers the remainder of the mem-
bers of the 1-set. Using the involution theorem yields 
(20) 
which corresponds to tJrd being fed directly into the first-level gate. 
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Theorem 9 
If any input x' is fed to a particular third-level gate and to each 
of the second-level gates which that gate feeds, then x' may be removed, 
as an unnecessary input, from the third-level gate. 
Proof: 
Let the switching function F(x1 , x 2 , ••• , xn) be represented by 
(21) 
where x' and x~ are inputs to a third-level gate which feeds two second-
level gates. In addition to this input, R1 feeds one of the second-
level gates, R2 feeds the other, and xC feeds them both directly, where 
R1 and R2 are arbitrary. Using De Morgan's theorem gives 
(22) 
which may further be expressed as 
Observe that the first and third terms in (23) are zero and that the 
remaining terms are due to the appearance of xC as a direct input to the 
second-level gates. Therefore, the x' input may be omitted from the 
third-level gate. 
Theorem 10 
To obtain an optimal network, any inputs which do not affect the 
output must be removed. 
Proof: 
If an input is present in Network A and not in Network B with all 
gates and other inputs being the same, then Network B obviously has 
fewer inputs. Provided that the two networks have identical outputs 
under all input conditions, Network A cannot be the optimal network. 
Theorem 11 
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Among the networks generated by using Theorems 1 through 10, there 
exists an optimal network. 
Proof: 
Theorems 5 and 6 guarantee that all of the necessary gate candidates 
have been generated. Using these candidates to cover the 1-set of the 
desired switching function and applying Theorem 8 yields a.minimum 
number of gates. The fewest number of inputs to these gates are deter-
mined by Theorems 9 and 10. Therefore, these exhaustive searches on 
covering and input reduction yield an optimal network. 
The Network Synthesis Procedure 
A detailed description of the TANT network synthesis procedure 
based upon the theorems of the previous section is presented here. A 
flow chart is given in Figure 2, and a detailed explanation of each step 
is given below. 
Step 1. 
Determine whether the primary cube contains a 11 1 11 or a "O". If the 
primary cube contains a 11 1 11 , then go to Step 2. 
tains a 110", go to Step 4. 
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GATE CANDIDATES 
REMOVE GATES AND 
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Determine the prime implicants (largest 1-sets) not requiring com-
plemented inputs. This step uses Theorem 1 to generate second-level 
gate candidates by forming, with true inputs only, the largest groups 
of minterms (1-set members).* 
Step J 
Test for coverage of the minterms for the desired swithcing function. 
If all of the minterms are covered, then go to Step 6; otherwise, more 
gate candidates must be generated, and, therefore, go to Step 4. 
Step 4 
Using all minterms that have been covered previously as "don't 
cares 11 by Theorem 4, determine the prime implicates (largest 0-sets) not 
requiring complemented inputs. Thus, by Theorem 2, third-level gate 
candidates are generated from the largest groups of maxterms (O-set 
members). 
Step 5 
This step determines which third-level gate candidates to retain. 
Test whether each gate candidate, considered singly, creates suitably 
placed 11 don 1 t cares" (by Theorem J) to allow additional second-level 
gate candidates to be generated that cover at least one minterm not 
*Particularly for TANT networks having relatively few input vari-
ables, the Karnaugh map is a convenient tool for forming these largest 
groups by circling on the minterms in Step 2 and maxterms in Step 4. A 
computer program should be considered for handling networks with large 
numbers of input variables. 
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already covered. If none allow another second-level gate candidate to 
be generated, try all possible combinations of two, then all combina-
tions of three, etc., until at least one new second-level gate candidate 
can be generated. When at least one new minterm can be covered by this 
procedure, select the combination of third-level gate candidates that 
allows the most new minterms to be covered. For example, let third-
level gate candidates considered singly or in combinations of two permit 
no new second-level gate generation. Furthermore, suppose two groups of 
these third-level gate candidates considered in combinations ot' three do 
allow new second-level gate generations. Therefore, the group consisting 
of a combination of three third-level gate candidates which yields the 
second level gate candidate(s) covering the most new minterms retained. 
By Theorem 5, the discarded combination, if needed for the optimal net-
work, will be generated subsequently. Consider all the implicates 
covered by these third-level gate candidates to be "don't cares" for 
subsequent gate candidate generation. Return to Step 2. 
Create all possible networks that cover the desired switching func-
tion by using the second-level and·, third-level gate candidates generated. 
Use Theorems 6 and 7, and then form a covering and closure table. 
Step 7 
Use Theorem 8 to eliminate third-level gates which solely feed 
second-level gates by feeding the third-level gate inputs directly to 
the first-level gate. Use Theorems 9 and 10 to eliminate the unnecessary 
inputs for the remaining second-level and third-level gates. 
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Step 8 
Determine from among the several resulting networks the one(s) 
having a minimum number of gates and a minimum number of inputs to those 
gates. By Theorem 11, an optimal network is guaranteed. 
The optimality of the resulting TANT network is based upon the 
procedure's adherence to the theorems of the previous section. Although 
more efficient steps might possibly be appropriate in selected cases, 
the synthesis procedure presented here does yield an optimal TANT net-
work. Specifically, the discarding of third-level gate candidates in 
Step 5 may be avoided by a parallel storage and the subsequent consider-
ation of all possible candidates. The particular selections in this 
step of the procedure yield an effective solution without unduly large 
amounts of storage. The directness of this procedure is demonstrated in 
the following examples. 
Examples 
Three examples are presented in this section to illustrate the 
developed network synthesis procedure. The first example appeared in 
the introduction and is included here for comparison as well as a detailed 
explanation of the steps of the present algorithm. Example 2 demonstrates 
the regeneration principle of Step 5 (Theorem 5) and gate selection pro-
cedures of Step 6, and Example J shows the details of input reduction in 
Step 7 (Theorems 9 and 10). 
Example 1 
It is required that an optimal TANT network be designed to realize 
the combinational switching function given by 
22 
(24) 
The minterms in (24) are indicated by 1 1 s in the Karnaugh map of Figure 
J(a), and O's are shown in all other map locations. In Step 1 of the 
synthesis procedure, the primary cube contains a O, which directs the 
algorithm to Step 4. Two prime implicates are identified and labeled 
as T1 and T2 in Step 4. In Step 5, results are shown in Figures J(b) 
and J(c) for T1 and T2 , respectively, by replacing the appropriate O's 
by d's, allowing the tentative formation of prime implicants. Since the 
new 1-set coverage for the prime implicants obtained by using T1 is 
greater than T2 , only T1 is retained. Proceeding to Step 2, the two 
prime implicants of Figure J(b) become second-level gate candidates and 
are labeled s1 and s2. In Step J, Minterms O, 1, 2, 4, and 6 are not 
yet covered, and the procedure returns to Step 4. Additional "don't 
cares" (d's) due to s1 and s2 are shown in Figure J(d), along with the 
d's due to T1 determined earlier. The prime implicate labeled TJ covers 
the remaining five O's (Step 4). Since only one prime implicate is 
generated, proceed past Step 5 directly to Step 2. Replacing the entries 
in T3 by d's in Figure J(e) yields the second-level gate candidate 
labeled s3 , which is composed of the entire map. Since all minterms are 
covered (Step J), proceed to Step 6 to form possible TANT networks. In 
the second-level, SJ must be selected, since it was the last second-
level gate candidate. Minterms 0 through 6 are covered by s3 , as indi-
cated by checks (/) in Figure J(a). Third-level gates whose outputs 
feed into the NAND-gate with output SJ have outputs T1 and T3 • TJ 
covers Maxterms 8, 9, 10, 12, 14, and 15. Maxterms 7 and 15 are covered 
by T1 • Additional second-level gates are needed to cover Minterms 11 
and 1J. The gate candidate with output s1 covers Minterms J and 11, and 
2J 
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Figure 3. Design Steps and Optimal TANT Network for Example l 
the gate candidate with output s2 covers Minterms 5 and 1J. Both of 
these gate candidates require T1 as an input to cover Maxterms 7 and 15. 
Input variables needed for these second-level and third-level gate candi-
dates are identified in the expressions for s 1 , s 2 , Sy T1 , and TJ in 
Figures J(a), J(b), J(d), and J(e). No other possible TANT networks 
covering the desired minterms can be formed from these gate candidates. 
Furthermore, no gate or input reduction (Step 7) is possible. Therefore, 
the combinational switching circuit shown in Figure J(f) is the optimal 
TANT network (Step 8). 
This example was worked by Torng (15) using Eisenberg's method (14) 
as Example 8.5 on Pages 118 through 125. The result in Figure J(f) is 
identical to Torng's switching circuit realization in Figure 8.20 on 
Page 125 of (15), which was obtained after applying a level-reduction 
technique to the primitive realization. 
Example 2 
As a second example, consider the switching function given by 
Thi ( 0' 1, 2, 6, 7' 8' 11' 12' 14) (25) 
which is indicated on the Karnaugh map of Figure 4(a). Step 1 directs 
the algorithm to Step 4, where the single prime implicate T1 is formed. 
Passing through Step 5 to Step 2 yields the three prime implicants s 1 , 
s 2 , and s 3 in Figure 4(b). Since not all minterms have been covered 
(Step J), return to Step 4. The four prime implicates T2 , T3 , T4 , and 
T5 are formed in Figure 4(c). None of these prime implicates considered 
singly allows new minterm coverage in Step 5. Taken two at a time, TJ 
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to covered. Arbitrarily choosing the T2 and T3 combination yields s4 
in Step 2, as shown in Figure 4.(d). Again, return to Step 4.. T4 and T5 
are regenerated (Figure 4(e)), but when considered singly, only T4 
allows new minterm coverage. Returning to Step 2 yields s5 (Figure 
4(f)), which covers Minterm 8. Once again, return to Step 4. T is 
5 
regenerated (Figure 4(g)), allowing in Step 2 the coverage of the entire 
map (s6 in Figure 4(h)). Since all minterms have now been cove1ed (Step 
J), proceed to Step 6. Select s6 , which covers Minterms O, 1, 2, and 8, 
as the last gate candidate formed. Moreover, select s1 to cover Min-
terms 6, 7, and 14, s2 to cover Minterms 12 and 14, and s3 to cover 
Minterm 11. Observe that T2 , T3 , T4 , and T5 must be used as inputs to 
s6 to cover all maxterms. Rather than selecting T1 to feed s1 , s2 , 
and/or s 3 , T4 may be used to feed s 1 and s 2 , and r 5 to feed s3 , as shown 
in Figure 4(i). Alternately, s 2 may be used to cover only Minterm 12, 
since Minterm 14 is already covered by s 1 • If both TJ and T 4 are used 
to feed s2, then the x2 input to s2 can be removed, and s2 covers Min-
terms 8 and 12. Therefore, this input change yields a second optimal 
TANT network, in addition to the one shown in Figure 4 ( i). 
Example 3 
The purpose of this final example is to illustrate input reductions 
for second-level and third-level gates. Let the switching function to 
be realized be given by 
Step 1 directs the algorithm to Step 2, where s 1 is formed in Figure 5(a). 
Passing through Step 3, Prime Implicates T1 and T2 are generated in 
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Step 4 (Figure 5(b)). In Step 5, T 1 covers more new minterms, and T2 
is discarded. Returning to Step 2, s2 and SJ are generated (Figure 
5(c)). In Step 4, T2 and TJ are generated, but only T2 is retained in 
Step 5 (Figure 5(d)). Figure 5(e) shows the results of forming s4 , 
and s6 in Step 2. Thereafter, TJ is regenerated in Step 4, allowing s7 
to be formed in Step 2 (Figures 5(f) and 5(g)J. 
It is the application of Steps 6 and 7 in this example which 
requires special attention. s7 is selected 9 as the last gate candidate 
generated, for a second-level gate to cover Minterms O, 2, 4, 6, 8, 10, 
and 12. Both T2 and TJ are needed as inputs to this gate. In part icu-· 
lar, T2 covers Maxterm 14, and T3 covers Maxterms 1, 9, 11.1 and 1J. The 
sole first second-level gate candidate generated (S 1 ) covers Minterms 7 
and 15, and no third-level gate outputs are required as added inputs to 
this gate. Only Minterms J and 5 remain to be covered at this point. 
Minterm J can be covered by using either ;:;, 2 with inputs XJ; x 4 , and T1 
or s4 with inputs xJ' T1 , and T2 • Minterm 5 can be covered by using 
either s3 with inputs x 2 , x4 , and T1 or s5 with inputs x 2 , T1 , and T2 • 
Therefore, using either s2 and s3 or S and S_ should result in a TANT 4 _') 
network covering all the minterms. However, if s 2 and S are used, then . .3 
the x4 input to T1 is redundant and can be removed by Theorem 9. More-
over, the x4 input can be omitted from both the s 2 and SJ second-level 
gates as shown in Figure 5(h), since Minterms 2 and 6 and Minterms 4. and 
6 are included in the desired switching function (Theorem JO). Theorem 
10 also allows x 1 to be removed as an input to T2 , since Minterm 6 is 
now covered by both s2 and SJ. The resulting optimal TANT network is 
shown in Figure 5(h). 
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Summary 
The theorems provided a firm groundwork for the steps in a network 
synthesis algorithm for the design of optimal three-level NAND-gate 
combinatorial switching networks having only uncomplemented inputs 
(TANT). A detailed description of the procedure has been provided and a 
flowchart included for easy reference. Three examples have been pre-
sented to demonstrate pertinent details of the algorithm. The network 
synthesis procedure utilizes cyclical gate candidate generation and 
exhaustive input optimization, which is very amenable to digital 
computers. 
CHAPTER III 
THE CAD SOFTWARE PACKAGE 
This chapter discusses the computer implementation of the algorithm 
described in Chapter II. The first section gives a detailed description 
of the program and some major subroutines. The second section discusses 
evaluation of the CAD package. The third section of this chapter analy-
zes alternative methods for Step 5 of the algorithm, which is the choos-
ing of third-level gate candidates. The fourth section describes the 
slight modification required for the NOR version, and the final section 
provides a summary. 
Program Description 
The program, like the algorithm, has two main parts: the part 
which finds the gate candidates and the part which finds and minimizes 
circuits using these candidates. Figure 2 (for the algorithm) and 
Figure 6 (for the program) differ primarily in the part on prime impli-
cant generation. The difference allows more of the interdependence to 
be seen for Steps 1 through 5 in the program. This interdependence is 
dictated in part by the choice of a method for Step 5. This first part 
finds gate candidates by continuing to circle alternately on the 1-sets 
and 0-sets until all minterms are covered. The second part differs in 
that the algorithm does all of the work in parallel; whereas, the pro-






















the candidates and then minimized, then another circuit is formed and 
minimized, and so forth until all possible circuits are formed and mini-
mized. Finally, the best of these circuits is chosen as the solution. 
Circling on the 1-sets (Step 2) and circling on the 0-sets (Step 4) 
are actually performed by the same subroutine with an input parameter 
indicating whether to circle on l's or O's. The subroutine SUBFN simply 
starts with the lowest minterm (maxterm), checks to determine whether it 
is a cell which includes the needed cube (the primary cube for TANT 
problems), then tests whether all members of that cell are minterms 
(maxterms) and, if so, that cell becomes a candidate. This subroutine 
is essentially finding implicants (implicates) as gate candidates. All 
entries within the cell are then reassigned values indicating "don't 
cares" for subsequent gate candidate generation. Steps 2 (circling the 
1-sets), 4 (circling the 0-sets), and 5 (choosing which 0-set to discard) 
are all contained in a large loop, which uses minterm coverage (Step J) 
to terminate the loop. Proof that these steps produce the necessary 
gates for an optimal network is contained in Theorems 1 through 5. 
Subroutine CKFND is used to find circuits, i.e., generate different 
combinations of second-level gate candidates to cover the minterms. 
Theorem 6 states that the last candidate generated must be used. If the 
first second-level candidate were generated solely, it must also be used 
(Theorem 7). The other candidates are chosen for the circuit by a simple 
covering and closure table. This routine also eliminates those third-
level gates solely feeding second-level gates by feeding their inputs 
directly into the first-level gate (Theorem 8). Subroutine CKFND corre-
sponds to part of Steps 6 and 7. 
Subroutine MJRDI eliminates from the third-level gates any inputs 
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that are also present in all second-level gates it feeds. This is part 
of Step 7 and is covered by Theorem 9. Subroutines EL2IN and EL3IN 
eliminate unnecessary inputs to the second- and third-level gates, 
respectively. This part of Step 7 uses exhaustive search. An input is 
removed and, if the resulting output function is unaltered, the change 
is made permanent; otherwise, the input is replaced. After input reduc-
tion, some gates may have identical inputs. Subroutine DUPGT finds these 
redundancies and eliminates them. 
At the beginning of the circuit selection sequence, CKFND found a 
combination of second-level gates and generated a circuit. This circuit 
was then minimized. Now, Subroutine ALTCK modifies the feeding third-
level gates in an effort to come up with an alternate circuit with the 
same prime implicants (second-level gate candidates), which is then 
minimized. ALTCK and CKFND are called until all possible circuits are 
found and minimized. Step 8, the choosing of the optimal circuit(s), is 
then executed. The Appendix contains a listing of the computer program. 
CAD Evaluation 
Three categories for evaluation of a CAD software package are execu-
tion time, core storage required, and user convenience. Algorithm 
correctness to yield an optimal network is necessary before any of these 
measures even has any significance. The first two categories lend them-
selves readily to numerical analysis, whereas the third is a rather sub-
jective quality. This section uses tabular and graphical displays of 
the first two categories. 
Table I shows the measurements on many problems (including several 
from the literature) allowing a very thorough evaluation of this 
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TABLE I 
TIME REQUIREMENTS FOR SEVERAL TANT SOLUTIONS 
Case Number of Number of Execution Number Number 
Number Order Minterms Don't Cares Time (sec) of Gates of Inputs 
1 4 11 0 1.23 8 17 
2 4 9 0 0.56 6 15 
J 4 9 0 1.18 9 25 
4 4 11 0 o.68 6 17 
5 4 1 0 0.56 6 9 
6 4 8 0 1. 78 8 19 
7 4 1 1 0.58 6 9 
8 4 3 3 0.51 5 8 
9 4 J 0 0.61 7 13 
10 4 7 0 0.89 6 15 
11 3 5 0 o.49 J 5 
12 4 7 0 0.50 5 11 
13 6 20 0 1.54 9 23 
14 4 7 0 0.61 7 19 
15 4 6 0 0.74 6 15 
16 4 7 0 0.59 6 16 
17 4 7 0 0.92 7· 15 
18 6 10 0 1.11 8 18 
19 7 15 0 J.21 8 18 
20 4 6 0 0.60 7 21 
21 !± 9 0 1.00 8 20 
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package. The predominance of fourth-order problems is due both to the 
ease of hand analysis and to their presence in most of the literature. 
The timing analysis is, therefore, very accurate for the fourth-order 
problem, but not quite as complete for the higher-order problems. The 
times for the fourth-order problem range (from 0.50 seconds to 1.78 
seconds. The time for the third-order problem was 0.49 seconds. The 
average for the fourth-order problems was 0.78 seconds. These are 
shown in Table I. Figure 7(a) shows a graph of the timing data. This 
data seems to point out a steep (perhaps exponential) rise of execution 
time with increased order. 
The storage analysis is shorter primarily because the number of 
runs to find out the required storage is one, that is one fourth-order 
problem will take as much storage as any other fourth-order problem. 
The graph in Figure 7(b) displays the storage requirements for various 
order problems. As one might expect, the storage requirement is rela-
tively constant over the range of lower order problems because program 
statement storage predominates. As the order increases, the array 
storage begins to dominate and the storage requirement begins to soar. 
The information in this section is sufficient for a complete numerical 
evaluation of the CAD package. 
Alternate Procedures for Choosing Prime Implicates 
as Third-Level Gate Candidates 
The algorithm describes a Step 5 procedure which chooses an 0-set 
as a gate candidate based upon how many new minterms that particular 
0-set allows new 1-sets to cover. This procedure is not intrinsic to 
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choice could be based upon the number of 1-.sets allowed to be generated, 
number of O's covered, minterms in "hard" places, maxterms in "hard" 
places, or the first candidate which allows generation of a new 1-set. 
Since the operation of circling on O's is to allow second-level 
gate candidates to be generated, the method of choosing the 0-set which 
allows the most 1-sets has merit. The disadvantage of this method comes 
in the form of extra or unnecessary candidates being generated in some 
cases. The method of finding the most new O's follows from the fact 
that O's must be covered to allow second-level gate candidate generation. 
However, it is obviously not the purpose of this algorithm to cover all 
of the maxterms, or even as many as possible. A "hard" places criterion 
can be defined as those terms farthest from the primary cube. This 
would generate larger cells and fewer inputs to the candidates. The 
method chosen does not affect the optimality of the solution, as regener-
ation comes into play, but different methods result in faster or slower 
execution times. For example, the method of choosing the first 0-set 
allowing new minterm coverage is faster in the choosing stage but may be 
slower in the long run by taking more time to generate all of the second-
level candidates. Saving all of the candidates and solving in parallel, 
thus avoiding any choices, would not only increase time requirements, 
because of having to solve for all possible candidates, but would 
increase storage space in memory. 
Table II shows the execution time and storage requirements for 
some of the choices for Step 5. The execution times are for an ensemble 
of 20 problems of various orders. The storage requirement is for up to 
an eighth order problem. Almost immediately apparent is the very small 
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Step 5 11.56 
1-sets 11.60 
maxterms 11.85 
in "hard" places 10.90 
in "hard" places 11.77·· 









much of the storage requirement is due to the input and gate optimiza-
tion portion of the program. 
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The original Step 5 chose third-level gate candidates based upon 
the number of new minterms allowed to be covered. The other methods are 
self-explanatory. All of the sophisticated methods, i.e., the original, 
the maximum 1-set, the maximum minterms, the maximum maxterms, minterms 
in hard places, and maxterms in hard places, seemed justifiable. 
Actually, these methods took more time and storage than the simplistic 
method of choosing the :first 0-set or sets to allow minterm coverage to 
be chosen as third-level gate candidates. Regeneration of necessary 
gate candidates guaranteed the optimality of any of the methods. The 
difference of about 4K bytes between the sophisticated methods and the 
simplistic method was the subroutine to determine gate candidate choice. 
More significant, the simplistic method used only 8.79 seconds of CPU 
time to solve the examples, compared to 10.9 to 11.85 seconds for the 
sophisticated approaches. 
NOR Example 
This section describes how the NAND algorithm can be used to find 
a NOR circuit. In fact, Theorem 12 proves that any NAND circuit finding 
algorithm can be used to find a NOR circuit, or vice versa. The proce-
dure is to complement the function, then complement the inputs, and 
solve as if solving for a NAND circuit. The resulting circuit is merely 
implemented using NOR gates to realize the original function. This pro-
cedure is based upon the complemented equivalency of NAND and NOR cir-
cuits as proven by Theorem 12. 
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Theorem 12 
When every NAND gate in a circuit is replaced in that same circuit 
with NOR gates, the new circuit is the realization for the complement of 
the original switching function with complemented inputs. 
Proof: 
Given a switching function 
(27) 
the NAND circuit can be readily recognized. Replacing the NAND gates 
with NOR gates yields 
x + (X 
1 2 
• x ) 
3 
X 0 cX 0 XJ) 1 2 
x 1 • cX • x ) 2 3 
which is the complement of F with complemented inputs. 
Example 
Let the combinational function to be realized be given by 
TT M ( o, 3 , 4, 7 , 8 , 11 , 12 , 13 , 15 ) • 
(28) 
(29) 
Figure 8(a) shows the complement of this function, which is just replacing 
the maxterms with minterms, and vice versa. Complementing the inputs 
essentially moves the minterms around; e.g., 0 becomes 1 and 13 becomes 
2, which is illustrated in Figure 8(b). Step 1 indicates that the 
41 
x x x3x4 _...;" =s 
x 1x 2 00 or 10 I x,x 
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Figure 8. Design Steps and Optimal Network for NOR Example 
primary cube is a i; therefore, circling on the i's yields Si as shown 
also in Figure 8(b). Step 5 then circles on the O's and Ti and T2 are 
choosen as candidates from the 0-sets generated, as shown in Figure 8(c). 
Returning to Step 2, S2 is generated as is shown in Figure 8(d) 
Figure 8(e) shows TJ which was actually regenerated by Step 5. Step 2 
now generates Si which covers the whole map and is shown in Figure 8(f ). 
Step J exits the candidate-generation loop, as all of the minterms have 
been covered. Step 6 finds that only Sl and SJ are needed to cover all 
of the minterms, and that Ti, T2, and TJ must feed SJ. Steps 7 and 8 
find no minimization or alternate circuits. The resulting NOR circuit 
is shown in Figure 8(g). 
Summary 
This chapter has described the computer implementation of the 
algorithm of Chapter II, and the slight differences required. A 
detailed description of the program and some major subroutines has been 
given. The CAD package has been evaluated based upon time and storage 
requirements. Alternative methods for choosing from among 0-sets for 
third-level gate candidates in Step 5 have been discussed. Finally, the 
adaptation to the NOR problem has been presented and proved. 
CHAPTER IV 
SEQUENTIAL DESIGN WITH TANT NETWORKS 
This chapter describes the solution of sequential problems which use 
the TANT criteria for the combinational portion. The first section 
formulates the problem requiring sequential machines with TANT combina-
tional logic. The second section describes the modifications required 
for the algorithm in Chapter II to solve the sequential problem. The 
third section describes the computer modifications for solving the 
generalized excitation table. A sequential example is given in the 
fourth section, and the final section provides a summary. 
Problem Description 
In general, a sequential problem is composed of two portions, a 
combinational logic circuit and some memory devices, as shown in Figure 
9. The primary inputs are the n x's, and the m z's are the output. The j 
memory devices are fed by the excitation variables represented by E 1 s, 
and feedback y 1 s to the combinational portion. The sequential portion 
of the problem proceeds from the primitive flow table to the generalized 
excitation table. The generalized excitation table is used to start the 
TANT solution for the combinational portion of the problem. The sequen-
tial design portion is well documented, but the application of the TANT 

















Figure 9. The General Sequential Circuit 
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The sequential problem begins by converting the word statement of 
the problem into a primitive flow table; i.e., a flow table with only 
one stable state per row. The next step is to use state reduction tech-
niques to find a minimal row flow table. Next, state assignments are 
made and the transition table is generated. From the transition table 
a generalized excitation table is generated. This is a key step, in 
that one does not need to choose a particular type of flip-flop yet. 
In many design procedures the type of flip-flop is chosen at this point 
and excitation tables are used to produce the Boolean equations for the 
combinational portion of the problem. By using the generalized excita-
tion tables, the choice of a particular flip-flop may be postponed until 
the optimal combinational circuit is found for each option and, thus, 
the overall optimal sequential machine is determined. The combinational 
portion of the problem proceeds as in the algorithm of Chapter II for the 
solving of a TANT problem. 
Modifications for Sequential Applications 
The basic TANT algorithm requires two modifications to be used 
effectively for sequential design problems. Since the state values from 
the memory are available in both complemented and uncomplemented form, 
the TANT restriction of true inputs only must be relaxed for the optimal 
combinational logic design problem. Secondly, the memory requires 
excitation values which must be supplied by the combinational portion of 
the circuit. These outputs, as well as the total network's output 
require that the TANT algorithm be capable of simultaneous optimization 
to provide multiple outputs. These modifications are useful as well 
for other applications. For example, many problems in combinational 
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logic require multiple outputs, and often some inputs will be available 
in uncomplemented form. 
The presence of some uncomplemented inputs relaxes the restriction 
that the primary cube (111 ••• 1) be contained within every cell used as 
a gate input combination. The primary cube becomes a primary cell, with 
the requirement that every implicant or implicate used as a gate candi-
date must contain at least one member of the primary cell. The primary 
cell does contain the primary cube. The extended TANT algorithm will 
solve regular TANT problems, as they are a special case of the set of 
problems requiring a primary cell (i.e., TANT has a primary cell of 
dimension 1). 
The multiple output case for TANT problems proceeds similar to 
multiple output AND/OR problems. The minterms are "tagged" to indicate 
for which function (outputs or excitations) the minterm is intended. As 
the prime implicants are generated the "tags" are carried along, and any 
implicant with all minterms having the same flag(s) becomes "tagged" for 
the same function(s) as the minterms. The final count can, thus, be 
minimized by using some of the same gates for two (or more) functions. 
The circling on the O's need not be tagged, as any function can use any 
third-level gate it might need. The multiple output extension is merely 
a bookkeeping procedure, but does result in the overall optimal result. 
The Generalized Excitation Table 
An excitation table shows what the next state will be given the 
current state and the input, a generalized excitation table (25) shows 
what action will be taken when given the current state and the applied 
inputs. Each type of flip-flop has a unique excitation table for a 
given problem. However, a generalized excitation is applicable to any 
flip-flop. The computer program uses the generalized excitation table 
to generate the excitation for each of the types of flip-flops within 
its library. The, TANT algorithm will solve the combinational circuit 
for each excitation table and print the optimal result. The computer 
program merely uses the generalized excitation to postpone the selection 
of a particular flip-flop. 
The entries in a generalized excitation table are: a 1, which 
indicates that the current state is 1 and the next state is 1; a O, 
which indicates the current state is 0 and the next state is O; a Q, 
which represents the transition from a current state of 1 to a next 
state of o, and, finally, an I, which represents a current state of 0 
and a next state of 1. Table III shows how each of these entries 
relates to some common flip-flop devices. Table III is essentially the 
library that the computer uses for converting the generalized excitation 
table into a list of minterms for input to the TANT algorithm. 
Although there are many design steps leading to the formulation of 
the generalized excitation table, the table is merely the beginning 
point for the combinational circuit which will provide the excitation 
values and the outputs. 
A Sequential Example 
This example demonstrates the solution of a sequential problem with 
TANT circuitry for the combinational portion. The major emphasis will 
be the TANT solutions. A word statement is presented with its associ-
ated primitive flow table. The minimal row table is given without show-
ing explicitly the row reduction. The state assignments are made and the 
I 0 .... 
g 1 ..... 
1 1 .... 
0 0 -> 
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TABLE III 
TRANSLATION OF GENERALIZED EXCITATION TABLE ENTRIES FOR 
SOME COMMON TYPES OF FLIP-FLOPS 
R s J K T 
1 0 1 1 - 1 
0 1 0 - 1 1 
1 0 - - 0 0 
0 - 0 0 - 0 








transition table presented, which readily yields the generalized excita-
tion table. The solution for T flip-flops is shown in detail, and some 
other flip-flop type solutions are presented. Finally, an optimal 
sequential circuit with TANT is shown in a diagram. 
The desired sequential circuit is to respond to a series of input 
which will produce an output to trigger the release of a combination 
lock. The circuit is to operate in fundamental mode, have inputs of x 1 
and x2 , and produce outputs of z 1 and z 2 • To open the lock an output of 
z 1z 2 ~ 11 is to occur after the x 1x 2 input sequence of: 01, 00, 10, 11. 
The circuit is initialized to y 1y2x 1x 2 = 0001, and only single bit 
changes in the inputs will be allowed. While the correct combination is 
being entered the output z 1z 2 shall be 10. Upon any deviation from the 
correct sequence the output will become 00, which will trigger external 
gates to bring the system back to the 0100 initial conditions. 
The primitive flow table and reduced flow table are shown in Figure 
10. Using the adjacency diagram of Figure 11(a) and the state assignment 
map of Figure 11(b), the state assignments of: (X.=::00, ~=01, Y= 11, 
~=10 are found. Figure 11(x) displays the transition table, and 
Figure 11(d) shows the generalized excitation table. 
The generalized excitation table must be coverted to an excitation 
table for a particular type of flip-flop to begin the modified TANT 
design. Figure 12(a) shows this conversion for T flip-flops. ET will 
represent the excitation inputs for T flip-flops. The tags are A for 
ET1 , B for ET2 , C for z 1 , and D for z 2 • The primary cell in this case is 
y 1y2 x 1x2 = (--11). The "don't cares" in the output subtable are due to 
the unstable states. Step 1 of the algorithm from Chapter II shows 1's 
present in the primary cell, so proceeding to Step 2 (circling the 1-sets) 
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NEXT STATE OUTPUT Z1Z2 
INPUT x1x2 INPUT x1x2 
00 01 II 10 00 01 II 10 
A B @ G - 10 10 -0 -
8 ® A - c 10 10 - 10 
c E - D © -0 - I- 10 
D - A ® F - I- II -
E © A - F 00 -0 - -0 
F E - G ® 00 - 00 00 
G - A ® F - -0 00 00 
--------,~~-------·- - ~-------
( a) 
NEXT STATE OUTPUT Z1Z2 
INPUT x1x2 IN PUT x1 x2 
00 01 II 10 00 01 I I 10 
-· 
I AB ex. © a 6 ~ 10 10 -0 10 
r c ~ 6 - y ® -0 - I- 10 
~ 
I 
© I D - I- I I -y - 6 I a 
I· 




Figure 10. The Primitive and Reduced Flow Tables 
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0 a. i3 
6 y 
(a) (b) 
XI X2 x1x2 
00 01 II 10 00 01 I I 10 
00 00 00 10 01 00 00 00 IO OI 
yly2 yly2 
01 1 I l 1 01 01 II II 01 
II 10 10 I I 10 JI 19 19 II 19 
10 10 00 10 JO 10 10 eo 10 10 
(c) · (d) 
Figure 11. Sequential Design Tables 
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generates s 1 - s4 as shown in Figure 12(a). s1 is tagged with D for z 2 , 
s2 , and s3 are tagged with a B, and s4 is tagged with an A. The Step J 
test indicates that not all minterms are covered; therefore, proceed to 
Step 4. Figure 12(b) shows the cells generated by Step 4. T1 allows 
the coverage of more new minterms; therefore, it is kept: Note that the 
T 1 s need not be tagged as they are available to feed any second level 
gate. Step J indicates not all minterms are covered, and Step 4 
regenerates T2 • Step 5 passes this sole 0-set to Step 2 which generates 
s9 , as in Figure 12(d). All minterms are now covered, so Step 6 is now 
executed. Only one possible circuit is found and no minimizations are 
possible. The resulting circuit with 13 gates and 33 inputs and/or 
interconnections is shown in Figure 1J. 
The input and gate counts for the combinations of flip-flops is 
shown in Table IV for both the TANT algorithm and the double-complement 
algorithm. Due to the state assignment, only 2 flip-flops are required 
in any of the circuits. The T,D flip-flop version (i.e., using a D 
flip-flop for memory device 1, and a T flip-flop for memory device 2) 
is shown in Figure 14. The circuit using only T's has the same number 
of gates as the D,T version, but more inputs. The D,T version has the 
interesting phenomena in that a third-level gate for one function 
directly feeds the first-level gate of another function. The result is 
that a particular gate is both a second- and a third-level gate at the 
same time. 
This example shows (a) the TANT algorithm of Chapter II, when 
slightly modified, yields better (fewer gates and interconnections) 
sequential circuits than the double-complement method, and (b) allowing 
multiple types of flip-flops in the same circuit can at least result in 
x1x2 
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INPUT AND GATE COUNTS FOR SOLUTIONS TO THE 
SEQUENTIAL EXAMPLE 
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Using Thesis Al~orithm Using Double-Complement 
Number Number Number Number 
of Gates of Inputs of Gates of Inputs 
1J JJ 14 J7 
14 Jl 14 Jl 
14 28 16 Jl 
14 28 16 Jl 
14 J5 14 J5 
14 JJ 15 J4 
14 JJ 15 J4 
13 29 14 J2 
14 29 15 JO 
14 29 15 JO 
1J JO 15 34 
14 31 15 J2 
14 28 16 Jl 
13 JO 15 34 
14 31 15 32 
14 28 16 J1 
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x, 




This chapter described the general problem for sequential design 
with NAND gate combinational logic, and only true external inputs avail-
able. The modifications for the algorithm of Chapter II to handle the 
special requirements of primary cell and multiple output were described. 
The use of the generalized excitation table as the starting point for 
the computer program was presented. Finally, an example with detailed 
explanation for some cases was presented. 
CHAPTER V 
CONCLUSIONS AND RECOMMENDATIONS 
This thesis applied a new map-factoring type of algorithm to the 
solution of three-level NAND-gate problems with only uncomplemented 
inputs allowed. A set of theorems proved the optimality of the solution 
found by the basic algorithm. The theorems formed a constructive proof, 
and the steps of the procedure for the algorithm followed the theorems 
closely. Expansion of the basic algorithm allowed solutions to problems 
with sequential applications. 
Conclusions 
Third-level and second-level gates correspond to prime implicates 
and prime implicants, respectively. Not all of the prime implicants for 
a given function are required for the minimum realization of that func-
tion. These points with some input reduction allow the generation of an 
optimal circuit realization without using an exhaustive search on all 
possible combinations of gates. The procedure is readily implemented on 
a computer. While the algorithm considered many situations in parallel, 
the computer, being essentially a sequential machine, required that many 
steps be converted to loops. The NOR problem is easily handled by the 
algorithm due to the complemented function with complemented inputs rela-
tionship between NAND and NOR gates. The overall procedure produces an 
optimal result independent of the particular method of implementation of 
58 
some of the steps, particularly the choice of prime implicates for 
third-level gate candidates. 
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The basic TANT problem is a subset of combinational problems which 
allow some complemented inputs. The extension of the basic algorithm to 
solve problems with some complemented inputs involved expanding the pri-
mary 1-cube concept to a primary r-cube. Multiple outputs are required 
in many combinational problems. The multiple output procedure entailed 
the tagging of minterms and generated prime implicants. The extensions 
of some uncomplemented inputs and multiple outputs allows sequential 
problems to be solved. 
Recommendations 
The creation of hazardless networks being a desirable goal, the 
investigation of covering minterms more than once by adding selected 
gates to the optimal circuit is suggested. Work on fault analysis is 
suggested to both determine a circuit's sensitivity to a particular 
fault as well as fault detection and correction. One possible approach 
to this problem is the generation of input test sequences, i.e., a 
series of inputs with known expected outputs which yields the most infor-
mation with the least effort. Further investigation of fan-in and fan-
out restrictions would increase the applicability of the algorithm to 
common design problems. A concentrated effort is needed to create a 
sequential CAD package to utilize fully the TANT algorithm in sequential 
applications. 
The generality of the concept behind the algorithm could be investi-
gated by considering more complex units than NAND gates as the basic 
building blocks. The basic objective is to search for an optimal circuit 
60 
without total exhaustive search upon the set of all possible circuits. 
This concept could be used for NAND-trees, minimizing pack.age counts in 
microprocessor circuits, of a general method of attack on logic circuits. 
Since much of today's logic is implemented in software, the use of this 
algorithm to minimize programming steps in microprocessors should be 
investigated. 
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APPENDIX 




IN-LCGICAL UNIT NUMBER FCR THE INPUT DEVICE. 
ICLT-LOGICAL UNIT NU~BER FOR OUTPUT DEVICE. 
LPl-lEVEL PLUS l. 
lMl-LEVEL MINUS 1. 
NCTST- ARRAY OF VALUES FOR TESTING CRITERIA 
FOR STEP 5 CHOICES OF PRIME IMPLICATES. 
JCRIT- INDEX FOR TYPE OF STEP 5 BEl~G USEC~ 
=l MOST 1-SETS GENERATED. 
=2 MOST NEW MINTERMS COVERED. 
=3 MOST NE~ MAXTERMS COVERED. 
=4 FIRST 0-SET GE~ERATEO ALLOWI~G NEw MINTERM 
COVERAGE. 
=5 MAXTERMS IN HAkD PLACES CCVERED. 
=6 MINTERMS IN HARD PLACES COVERED. 
~ITMF-NUMBER Of NEW SUBFUNCTIONS(TEMPORARYI. 
(TTMP-NEW SUBFUNCTIONS(TEMPORARYI. 
J~A,JMA2-LOOP INDEXING VARIABLES. 
IPRIM-THE PRIMARY CUBE. 
~CTRM-NUMBER Of MINTERMS INPUT. 
1CROR-OROER OF FUNCTION TO BE MINIMIZED. 
~DC -NUMBER OF DONT CARES READ IN. 
ISET-TYPf OF SH TO BE PROCESSEDt l-SET OR 0-SEH. 
MCCEL-NUMBER OF MAXTfRM CELLS FOUND. 
~CELL-LIST OF MAXTERM CELLS FOUND. 
MXTR~-LIST OF MAXTERMS. 
MTP~S-LIST OF MINlEP~S. 
ICUBE-0-SET CUBES NOW BEING CONSIDERED. 
NSTC~-NUMKER CF 0-SET CUBES NOW BEING CONSIDERED •. 
N(M~-NUMBER OF MAXTERMS. 
NTMP-PARTICUlAR 0-SET CUBE NOW BEING CONSIDERED. 
IS-LIST OF sueFUNCTICNS. 
NCSF-NUMBER OF SUBFUNCTICNS. 
TT-llST OF RESIDUAL FUNCTIONS. 
~CTF-NUMBER OF RESIDUAL FUNCTIONS. 
IFU~C-FUNCTION VALUE AT VARIOUS LEVELS OF SOLUTION. 
LEVEL-CURRENT LEVEL OF FUNCTION. 
ICC\/-COVE.RING TABLE WHERE ROW IS SUBFUNCTION A,._O COLUMN IS 
NEPIS-~UMBER OF ESSENTIAL PI•S. 
IEPIS-LIST OF ESSENTIAL Pl'S. 
lFST-FIRST LEVEL DIRECT INPUT CUBE MINIMUM. 
NCKT-NUMBER OF CIRCUITS. 
NGATS-NUMBER CF GATES FOR A CIRCUlT. 



















































IS~lC-SWITCH FOR OE3UG PRINT. IF ONC= TO IDBUGJ THEN PRINT All 
00000410 
00000420 
00000430 CEt.iUG PRrNTS. 
IPRT-LOGICAL LNIT NUMBER FOR LINE PRI~TER. 
IC~UG-TEST VALUE FOR DEBUG SWITCH. 
ICU~-LOGICAL UNIT NUMBER FOR NOWHERE. 
viRJ~eLES INDEXING KEYS: 
IllJC.ll=THE MINl .. UM OF THE INPUT CELL FOR THE 
l~<JR.ll=THE MINI~UM OF THE INPUT CELL FOR THE 












IStJR,3t=THE lEVEl Gf IFUNC FCR THE FUNCTION VALUES FOR THE JRTH 
12~CtJS)=THE JRTH 1-SET FOR THE JSTH 2ND LEVEL GATE. 
13RCIJTl=THE JQTH 0-SET FOR THE JTTH 3RO lEVEL GATE. 
lFEEDIJU,l)=# OF FEEDING GATES FOR THE 12ND{JU)TH GATE. 
lFEECIJU,JVl=THE JVTH fEEOING JQ FOR THE 12NO(JUITH GATE. 











MASK31JX,JTERMl=VALUE OF THE THIRD LEVEL GATE AT JTERM FOR THE 
13RDIJXlTH GATE. 
ICCNVIJQ)=JX USED FOR INDEX CONVERSICN. 
<<<INPUT CARDS>>> 
Tt-ERE IS A SET OF CARDS FOR EACH PRCBLEM 
TC BE SOLVED. A BLANK TRAILER CARD 
FCLLCkS THE LAST SET ANO TERMINATES 
E )fCUTION. 
E.6Ct- SET CONTAINS THESE CARDS: 
CARD 1- TITLE OR NOTEIMUST NOT BE BLANK). 
CARD 2-IN 415 FORMAT 
COLS 1-5 ORDER,I.E. NUMBER OF INPUTS 
COLS 6-10 NUMBER Of MINTERMS TO BE READ 
CCLS 11-15 NUMBER OF OON°T CARES 
COLS 16-20 EXTRA DE8UG CUTPUT DUMP SWITCH, 
IF 1 IN COL 20 DUMP IS ON, 
IF 0 OR BLANK IN COL 20 ONLY SOLUTION 
COLS 21-25 NOR INDICATORCIF BLANK SOLVE A NANO 
CIRCUIT, BUT IF A POSITIVE VALUE THEN 
SOLVE FOR A ~CR CIRCUIT). 
CARD 3 I AND '"1CRE IF NECESSARY )-CONT A INS THE MINTERKS 
IN 1615 FORMAT,r.E. EACH MINTERM IS RIGHT 













D r ME" s ION r s TM p ( 2 0) ' I TT Mp ( 20 J 
DIMENSION ICOV(20,25b} 
OJMENSIJN LPTSTl2Cl 






CATA BLANK/' 'I 



































































INITIALIZE IOBUG. IF IOBUG IS EQUAL 
TO ISWTCCON THE INPUT CARDS) THEN 
THE SWITCH IS TURNED ON ANO All 
DEBUG OUTPUT Will BE PRINTED. 




PEW IND INRUN 
WPITEClNRUN,20lJRUN,JCRIT,IDBUG,NCASES 
~RITEllOUT,301JRU~1JCRIT,IOBUG,NCASES 
30 FCPlllAT{ 1 JRUN=•.110.1ox. •JCRIT=•,12.1ox.•IOBUG=•.13,1ox. 
* 'NCASES=', 13 I 
JCASES=O 




INITIALIZE CASE COUNT. 
FIRST CARO HAS TITLE. 
TEST FOR BLANK CARD(IF BLANK All DONEi. 
{FIRST 72 CCLS BLANKI. 
DC S2 JMA=l, 18 
IF(TITLE(JMAl-BLANKl93,92,93 
92 CfNTINUE 
GC TC 9000 
<:l3 CCl\TINUE 
STOP IF NCASES HAVE BEEN PROCESSED. 
IF{JCASES-NCASESIS4,6990,8990 
94 CCN1 INUE 
JC/I SES=JCASES+l 
WR I TE I [OUT ,96 IT I TLE 
% F0f'IATl'l',20A4) 
PRINT TITLE. 
SECOND CARO HAS FUNCTION PARAMETERS 
ON 15 FORMAT. 
REA(([N,lOOllGROR,NOTRM,NOOC,!SWTC,NOR 






































































NC TF =O 
MCOIJ=O 





DO 1C7 JMA= l, JPl 
IFUHU,JMA)=O 




110 FCl<,.AT!'O I-UNCTION OF ORDER:',15/' WlTH 1 .I5,• MINTERMS AND 1 ,15,• 
*DCN"T CARES'/' ISWTC:•,rs,• IOBUG=',151 
READ MINTERMS AND SET FUNCTION VALUE. 
REAC (IN, 100 l (MTPMSI JMAl, JMA= l,NOTRMl 
wPITEtlOUT,llll(MTRMS(JMAl,JMA=l,NOTRMt 
111 FCRr-iATI 1 0 MlNTERMS ARE:' ,50( /161511 




114 FCRMAT( 1 0*****GOOf***** YOU HAVE ENTERED',110, 
# 1 WHICH IS TOO BIG AS A MINTERM IN A FUNCTION OF ORDER', 
# 12.• *****'l 
115 CCNT INUE 
IFUl\C(l,JTMPl=l 
120 CCNTINUE 
READ DCN 1 T CARES AND FILL FUNCTION VALUES 
IFC1'0DCl141,141,130 
130 REACCIN,100j(J0C(JMAJ,JMA=l,NODCI 
WR IT Et IOUT, 13 ll( ICC( JMA l ,JMA=l,NOOC I 
131 fCR~ATl 1 0 OONT CARES ARE:',50(/1615)) 
DO 140 JMA=l,NODC 
JTMF=IDCCJMA)+l 
IFU1'Cll,JTMPl=2 
140 CCN TINUE 
141 CCNT INUE 
IFINORl150,150,142 
142 CCNTINUE 





DO 146 JMA=l,JSTOP 
JT~P=IFUNC(2,JMAI 
COMPLEMENT INPUTS USING IFUNCl2,JI AS 
A SCRATCH PAC. 
COMPLEMENT FUNCTION AND FINO NEW 










































































147 CCNT INUE 
150 CCI\ TINUE 
TEST FOR DEBUG AND SET SWITCH. 
lfCISWTC-IDBUG)152,l53,l52 
152 I St.TC=IDUH 
GC 10 154 
153 ISWTC=IPRT 




CC 160 JHA=l,JSTOP 
IFIJTMPJ161,16l,155 
SET MAXTERMS. 
155 If( IFUNC:I 11JHAH 160.156.160 
156 ~XTPM(JMAll)=JHA-1 




TEST FOR l OR 0 SET. 
If ( IFUNC( l, JS TOP) ll 70.180, 170 
F I N D l S E T • 
110 ISET=l 
CALL SLBFNINOTRM,MTRMS.NOCEL1ICELL,IS,NOSFI 
IF f l\CCEL l3CC, 300, 171 
111 CCNlINl.E 
1fll'<ISFl172,112,113 
NOTE: AT THIS PCINT NOCEL S~OULO NEVER BE 
N!Sf-NUMBER OF INITIAL SUBFUNCTIONS. 
112 CCNllNUE 
f\ISF=NOCEL 
173 CCN llNUE 
CALL CLPRT (IOROR,l\OCEL, !CELL I 
















































































DC 178 JMA=l,NOCEL 
NC SF=NOSF + l 




REPLACE l'S WITH R'S. 









kR ITEi IOUl, 77 771 I IFUNC I LEVEL ,JKKI ,JKK=l ,JSTOP) ,LEVEL 





kRt TE (!OUT, 700l IS TMT 
DC 17S JMA=l,NOTR~ 
J~A2=MTRMSIJMA)+l 
CHECK MlNTERM COVERAGE. 
!Fl IFUNCILEVEL,JMAZl-11179,180,179 
179 CCNTINUE 
GC TC 500 
FIND 0 SET. 
180 l SET=O 
C~Ll SuBFNINCMX,MXTRM,MOCEL,MCELL,IT,~CTFI 
CALL CLPRTtIORDR,~OCEL,MCElll 







INITIALIZE NEXT LEVEL OF IFUNC. 












































































l'dTI" F =O 
ICUl!EI ll=l 
NSTCP= 1 




SUM UP DISTANCES FOR MAXTERMS AS 
HARD PLACES CRITERIA. 
MAXOST=MAxosr~10IST(LOW,lCRDRl 
Flll IN 01 S(HERE USE A 2t. 
J5TRT=LOW+l 











GC TO 183 
193 CCNlINUE 
WR IT EI IOUT, 7 777t I IFUNC (LEVEL ,JKK), JKK= l, JS TOP I 
7777 FCR~AT(lH ,40131 




WR I TE I !OUT, 700) IS TMT 
I SET=l 
CALL SUBFNINOTRM,~TRMS,NOCEL,ICELL,IS,NOSFl 




COUNT NEW MINTERMS AND DlSTANCES 
TO MINTERMS IN ~ARO PLACES. 
DO 192 JMA=ltNOCEL 
LC\oi=ICElllJf'IAl 
MINDST=MINDST+IDISTtLGWoIORORI 
00 192 JMA2•1,NOTRM 
IF(MTRMSIJMAt.LT.LOWI GO TO 192 
JTMP=MTRMSiJMAl+l 






































































IFllTEST.NE.LCWl GO TO 192 
I FUNC IL EV EL, J T MP I= 3 
"EWMIN=NEliiMI N+l 
CCNTINUE 
CALL STEP5 FOR TESTING FOR WHICH 
PRIME IMPLICATE TO KEEP AS A 

















lt;5 CCNllNUE 00004130 
00004140 
RESET IFUNC. 












IF THE CRITERIA IS 4, USE THESE PRIME 
IMPLICATES AS GATE CANDIDATES. 
IFIJCRIT.EQ.4) GO TO 201 










































DC 225 JMA=l,"STOF 
ICUBEIJMAl=JMA 
225 CCNl INUE 
230 
235 
GC TO 182 
CCNT INUE 
WRITE I !OUT .2351 
FCRMATl'O ENVELOPE 
MCCEl=NITMP 
DC 252 JMA=l,NITMF 
NCTF-=NOTF+l 
LCWz ITTPIP I JMA I 
P'CELLI JMAl =LOlii 
REINITIALIZE ICUBE. 





























IT (NOTF, U=LOW 
JSTllT=LOW+l 
F[Ll IN wlTH o•S(HERE WITH -NOTF AS o•s. 







I SE l = 0 
C.All CLPRTI IOROR,MOCEL,MCEll l 
WRITE( IOUT, 77771 t IFUNCtLEVEl ,JKKl ,JKK=l, JSTOP) 1LEVEL 
ISHff=252 
WRITE(IOUT,7001!STMT 
! SET= 1 
NCCEl =NCTST (1) 
NCTEl-'P=NCTSTI 11 
DC 280 JMA=l,NCTf"P 
ICELLIJMAl=ISTMPIJ~Al 
280 CCNlINUE 
GC TC 171 
CUTPUT. 
3CO CCNT INUE 
DEBUG STATEMENT NUMBER PRINT. 




llR I TE (!OUT ,400> 
400 FCfit"ATllHO) 
GC TC 90 
DEBUG STATEMENT NUMBER PRINT. 
PRINT HEADlNGS AND THEN S ANO T FUNCTIONS. 
5CO CCN1 INUE 
WRtTEl I·JUT,5051 
505 FCP~ATt'J LEVEL 3 
15TP>ll=500 
t..RITEI !OUT, 700) ISTMT 
VARPeLES. 
LEVEL2' l 
DEBUG STATEMENT NUMBER PRINT. 
l!NCt..-THE 1-SET NCW BEING CONSIDERED. 

















































































IF! 151 ISNOW,21-ITFINl520,520,530 
TSE T= 1 
OLL CLPR2(iORDR.ISIISNOw.ll l 
I5NCi.=ISNOW+l 
I f ( l SN CW-NOS F 1510, 5 l C, 5 5 0 
I SE l= 0 
IlFIN=ITFIN+l 
OLL CLPR21lORDR, ITC ITFIN,U I 











PPINT INITIAL COVERING TABLE. 
FCR~ATl'OINITIAL COVERING TABLE:'l 
DEBUG STATEMENT NU~BER PRI~T. 
fST,..1=555 
WR ITEi IOUT, 7001 IS TMT 
wR T TE I IOU T, 56 0 I I M 1R MS I JMA) • J MA= l, NOH !'I) 
FCRl'l~T(lH0,4X,32131 
DC 580 JP~l,N 
¥1R!Tfl IOUT,':i701 JP,IICCV(JP,MTRMS(JMAl+ll,JMA=l,NOTRM) 















































PUT LAST SUBFU,...CT ION INTO I Pl ROW OF ICGV. OOCC5670 
590 











TEST FOR ONLY ONE SUBFUNCTICN FOUND DURING OOOC5750 




6CO CCNT INUF 
IFIIPRI~-ll630,620,630 
l:20 CCNH~UE 













(Ill l RECPI(~EPIS,JSTOR,JCOV1NOTRM,~TRMS,MCOV1NOSF,IEPIS,NPl)OOOC5S80 
00005890 
















































0 L l CK PRT (NE PIS, l3R O, N3 RO, IE PIS, If EEO, IS t IT, IORDR, IF ST, NCK T, NGA T SOO 0 06200 
*•NINPTl 00006210 
I (l; T= I SWTC 
N2NO=NEPIS 
ATTEMPT TO FINO ALTERNATE 
CIRCUIT. 
lo.PITEC IOUT,101011 IEPIS(JMAl,JMA=l,NEPIS) 






















INITIALIZE 12N0 1 S FIRST PLACES TO ESSENTIALOOOC6380 




CO 2030 JMA=l,NOSF 



























"'MBR-NUMBER OF PI 1 S CURRENTLY BEING CONSIDERED. 
NSTGP-LAST NONESSENTIAL PI TO RE CONSIDERED. 





2040 00 2050 JMA=l,NPl 







* • • 
• 







DEBUG STATEMENT NUMBER PRINT • 
lf(,..TMP-NMBRl2C70,2C80,2080 
2C70 NTMP=NTMP+l 




2080 WRITE( IOUT,209011 I2ND(JMA),JMA=l,N2NDTI 















WR [ TF I IOUT, 22 22 l J NMBR, NMBR, N TMP, IS TOP, LP TS T ( ~ T MP) 
t,LPI~E!LPTSTINT~Pl),N2NOT 
DEBUG STATEMENT NU~BER PRINT. 
[5TMT=2200 
WR IT EI IOUT .TO 0 lI S TMT 
CALL CKFNOLN2NOT,12NO,IS,IT,13RD,IORCR,IFEED,N3RD,IFSTI 
FILL ITT, A TEMPORARY IT. 
DC 2203 JMA=l,NOTF 
ITT(JMA)=!T(J~A,ll 







































































CALL H21NIN2NOT, IZNO,IS,ITT,IFEEO,JSTOP,IORORI 




















2ZC5 FCRMAT('OTHIS IS CKT #',121 00007380 
C All CKPRT lN2 NDT, BR D, N3RO, I 2ND, I FE ED, IS, ITT, I OROR .IFS T, NCK T, NGA TSOOO C7390 
*•Nl,..PTI OOOC7400 
lCUT=ISWTC 





22C7 CCNT HWE 
NJRC=N3ROT 
IOL T= l St.TC 







































2222 FCRfw'~T{'OJNMBR=•,13,• NMBR=•,13,• NTMP= 1 ,I3,' 
*.I3,' LPINE=',13,• l'.2NDT=',13l 









































































MINTERMS HAVE NOT BEEN COVERED, INCREASE 
























































C CN TINUE 
IF ( l PT S TC NT MP I- IS TOP l 2 B CJ, 23 30, 2 210 
CCNTINUE . 
wR l TEI IOUT ,22221 Jl'\MBR,NMBR, NTMP, tSTCP ,LPTSHNTMP) 
•,LPINEILPTSTCNTMPj),N2NOT 
IF l I COVT l LP I NE l L PTS T (NT MP) l, l AST t-M INUS J 2060, 2 340, 2060 
CONTINUE 
LFTST(l'\TMPl=LPTSTINTMP)+l 
GO 1C 2320 





OF GATES # OF INPUTS') 
CC 24QO JMA=l,NCKT 





I' Ir-..11\=Nl NPT IJ~AI 
l'CKT=JMA 
~ ~C!<T=O 






FCRf"AT('OOtlV!OlJSLY CKTIP,15,• IS 
* AN C ONLY' , I 5 , ' I NP UIS' I 
GC TC 90 
THE MINIMUM WITH CNLY'tl5,' 
2!10 WRllEIIOUT,2520lMING.MlNIN,IMCKTSIJMAl,JMA=l,NMCKTJ 
2520 FCnl'ATl'OA TIE AMCNG CIRCUITS WlTH 1 ,I3,• GATES AN0 1 , 
*!3,' lNPUTS'/' TrE WINNING CIRCUITS ARE:',1015) 
GO lC 90 













8991 FCRMllTI' FINISHED PROCESSING•,15,• TEST CASES OR EXAMPLES') 
9000 llRilEI IOUT,9001lJRl.JN 
WRITEIINRUN,9COllJRl.JN 
9001 FCR"ATl'l ALL DONE'olOX 1 1 JRUN= 1 ,IlOl 
S lOP 
9010 wRllEllOUT,90lllNSTOP,MOCEL 
9011 FCR"ATl'lTERMINATE••ZERO SET EXHAUSTED BUT NO MORE 1-SET CELLS 









IORCR-ORDER OF THE FUNCTION WITH THIS CELL. 
IN-LOGICAL UNIT NUMBER FOR THE INPUT DEVICE. 
ICUT-LCGICAL UNIT NUMBER FOR THE OUTPUT DEVICE. 
MIN-MINIMUM VALUE OF THIS CELL. 
IC-~ALUE OF THE JMA2TH BIT OF ~IN. 
"AX-"AXJMUM VALUE OF THIS CELL. 
IP-~ALUE OF THE J"A2TH BIT OF MAX. 
IBIP..-ARRAY CONTAINING BINARY REPRESENTATION OF THIS CELL. 
CATA IONE,IZERQ,ICASH/'1'1 10 11'-'/ 
DC lCO JMA•l,lORDfl 




lFllC+IP-lTMPl50 1 60,70 
50 IBIN(JMA2l•IZERO 
GO TO 100 
60 IBIN(JMA2)sl0ASH 
GO TO 100 
70 IBIN(JHA2l=IONE 
100 CCN1 INUE 
IFllSETJ200o220,200 
200 wRI 1EI IOUT,210)( IBINIJMAI ,JMA=l.IORORJ 
210 FCRMATl15X,20AlJ 
RETLllN 







































































I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
SUBROUTINE SUBFN(N,LIST,NCCEL,ICELltlP,NlPI 
THIS SUBROUTlNE FINDS THE MEMBERS Of THE X-SET. 
~-NL~BER OF V~LUES lN LISTe 
LIST-ARRAY OF VALUES!MINTERMS OR MAXTERMSl TO BE CIRCLED ON. 
viR UBL ES: 
IP-PREVIOUSLY CREATED CELLS. 
l~-LCGICAL UNIT NUMBER FOR THE INPUT DEVICE. 
!CUT-LOGICAL UNIT NUMBER FOR THE OUTPUT DEVICE~ 
NIP-NUMBER OF PRE~IOLS CELLS. 
IPRIM-THE PRIM~RY CUBE. 
ISET-TYPE OF SET TO ~E PRCCESSEDll-SET OR o-ser;. 
JANLARV 16, 1977 
DIMENSION IP(30,2) 
DIME~SICN IFUNC(40,256) 








TEST If All VERTICES ARE IN X-SET. 
30 1FIJTEMP-IPRIM)40,40,100 
40 lTEST=IANDlJTEMP,LOW) 
IF( ITEST-LOW) 60,5C,6C 
50 !FI IFUNClLEVH,JTEMP+U-NOTI 60, 1000,60 
60 JTE~P=JTEMP+l 
GC TO 30 
lCO CCNTINUE 
TEST IF THIS CELL IS COVERED. 
IF(~CCEL)ll0,210,110 
110 CCNT INUE 
CC 200 JTEMP=l,NOCEL 
llE5T=IAND(ICELLIJTEMP),l0W) 
IF( !TEST-ICELU JTEMP u200,1000,200 
200 COIT INUE 
TEST IF THIS CELL WAS PREVIOUSLY CREATED. 
210 CCN11NUE 
IFINIP1250,25C,22C 
220 CC 240 JTEMP=l,NIP 
lTEST=IANDILO~,[P(JTEMP,l)) 
IFI ITEST-IPIJTEMP,1))240,1000,240 








































































RE TL RN 
END 
E N D 0 F S U B F N • 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
SUBPOUTINE CLPRTllORDR,NOCEL,ICELLJ 
THIS SUBROUTINE PRINTS A LIST OF T~E CELLS FOUND. 




CATA IONE,IZERO,ICASH/'l', 1 0 1 , 1 - 1 / 
VAR !ABLES: 
IPR IM-THE PRIMARY CUBE. 
!SET-TYPE OF SET TO BE PROCESSEOfl-SET OR 0-SETI. 
!CUT-LOGICAL UNIT NUMBER FOR THE OUTPUT DEVICE. 
IN-LCGICAL UNIT NUMBER FOR THE INPUT DEVICE. 
wRITEllOUT,lOJISET 
10 FOPMAT( 1 0 THE',12,•-SET IMPLICANTS ARE:•/ 1 CELL MIN CELL MAX 
* Bil\ARY FORM' I 
IF(NCCEL)20,20,40 
20 WRITECIOUT,30) 
30 FCR~ATl'O I DID NOT WISH TO PRINT ANYTHING ANYWAY#i*&') 
RETt;PN 
40 CCNTINUE 
DO 110 JMA=l,NOCEL 







GO TO 90 
60 IBINIJMAill=IOASH 
GC TO 90 
10 IBthCJMAII>=ICNE 
90 CCNT INUE 
WRITEtIOUT,lOO)ICELL(JMAl,IPRIM,(IBlN(Jl,J=l,IORDR) 
100 FCRMATllH ,I7,Il0o6X,l2Al) 
110 Cn. HNUE 
RETLRN 
END 




































































SUBROUTINE CELL(MIN.MAX, IBIN,NSIZE,IORORJ 
Cl~E~SION IBINCll 




IBI~-ALPHAMERIC ARRAY OF THE BINARY REPRESENTATION OF THE CELL. 
NSIZE-SIZE OF THE CELLINUMBER OF DASHES). 
ICROR-OROER OF THE CELL(NUMBER Of OIGITSJ. 
NSIZE=O 







GC TO 100 
60 IBIN(JMA21=IDASH 
NS I ZE=NS IZE+l 





I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
SUB~OUTINE CKFNO(N2NOol2NO,IS,IT,I3RO,IOROR,IFEEDoN3RO,IFST) 
\/AP I ABLES: 
I~USE-I WILL USE THIS LIST AS 3RO LEI/El GATES. 
N"LSE-NUMHER THAT WILL BE USED. 
N2NC-NUMBER OF 2ND LEI/El GATES. 
12ND-lIST OF SECC~D LEI/El GATES. 
IS-LIST OF SUBFUNCTICNS. 
IT-LIST OF RESIDUAL FUNCTIONS. 
13RO-lIST OF 3RD LEI/El GATES. 
N3RD-NUMBER OF 3RO LEVEL GATES. 
!FEEC-2 DIMENSIONAL LIST OF 3RO LEVELS FEEDING 2ND LEVEL. 
JGATE-2NO LEVEl GATE NOW BEING CONSIDERED. 
l(AT3-3RO LEVEL GATE BEING CONSIDERED. 
MIN-LOWER BOUND OF CELL FOR CURRENT GATE. 
N2T-NUMBER OF 2ND LEI/El GATES TEMPORARY. 
!REF-REFERENCE FOR REDUCED CIRCUIT. 
IFST-~IN FOR CIRECT INPUT CUBE INTO FIRST LEVEL GATE. 




























































































DO 2CO JMA2=IBEGilli,ISTOP 
JTMP=JMA2-l 
ITE5T=IANDIJTMP,MINI 
If( !TEST-Ml NI 200010,200 
10 CCNTINUE 




















CHECK IF THIS GATE HAS BEEN USED, AND ADD 100011410 
TO lWUSE IF IT HASN'T BEEN USED. 00011420 
00011430 
45 IFC~~LSE)70,70,50 
50 DC 60 JHA3=1,NWUSE 
lfll~vSEIJMA3)-IGAT3160,200,60 
60 CCNT1NUE 
70 l'>~L 5E=NWUSE+l 
IwLSE(NWUSEl=IGAT3 
200 CCl'~l HJUE 











CCN l INUE 
ITF~P=l 







DO 280 J~A3=1,N3RO 
IF< JGAT3-I3RlHJMA31) 280,300, 280 
CCNl!NUE 
CC Ni INUE 
N3RC=N3RO+l 
I3RCIN3ROl=IGAT3 
CCN 1 !NlJE 
GC TC 500 
CCI\ l lNl.JE 












































MOVE 2ND LEVEL GATES UP TO COVER ELIHINATED00011840 
360 DC 37C JMA2=J~A,N2T 
I2NCIJMA21=t2ND(JMA2~ll 
370 CCNTINUE 






















I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 00012000 
00012010 
00012020 
SLBRCUTINE CKPRT l l\EP {S, l3RD, N3RO, I2ND, IFEEO, IS, lT, lORDR, [FST, NCKT ,00012030 
*f\GllTS,NINPTI 00012040 
\/ARI ABLES: 
NEPIS-NUMBER OF ESSENTlAL Pl 1 S=ALSO NUMBER OF 2NO LEVEL 
12NC:-LIST OF 2ND LEVEL GATES=IEPIS JN MAIN PGM. 
IFFFC-LIST OF 3RO LEVEL GATES FEEOI"G 2NC: LEVEL GATES. 
N3RC-NUMBER OF TH!RO LEVEL GATES. 
!3RC-llST OF 3RD LEVEL GATES. 
IS-LIST OF SUBfUNCTICNS. 
~CKT-NUMBER OR CIRCUITS. 
NGAlS-NUMBER CF G.ATES FOR THIS CIRCUIT. 
NINP1-fllUMBER OF INPUTS FCR THIS CIRCUIT. 
DIMEf'SICN NGATSllJ,NINPTlll 
DIMENSION I3RDlll,12NDtll,IFEED!30,ll,tSC30,l),IT(301ll 
DH'fl\SIGN I81N3i 101, IBIN2'10 l 
CCMl'C~ IN,IGUT,!PFIM 




~AX= I PRIM 
LCOF=NEPIS 
IF I LOGP-N3ROJ 10.20, 20 
lC LOOF=N3RD 
20 CCNl INUE 
will TE I IClUT, 50 I 
WRITE HEADINGS. 
GATES. 
50 FC!ll'ATl'03RD LEVEL GATES' ,1ox,• 2ND LEVEL GATES, AND INPUTS FROM 
~·[) LEVEL., 1ox, 'DIRECT INPUTS TO FIRST LEVEL' I 
oc sec JMA=l.LOOP 






120 FORMAT!' T',12.lX,lOAll 
CC TC 250 
240 WR!1EIICUT,24ll 















































250 C CN TI NUE 











290 FCRMIH I lH+.(3 7X,9 lA2, 121 /) l 
3CO C0'1 INUE 
IFI 1-JMAl500.310,310 
310 CCNT INUE 
IF! IFSTl500,320.320 
PRINT OUT FIRSl LEVEL. 












CCMMCN IN. rouT, IPRIM, ISET, IFUNC ,LEVEL 
ISTRT=l 
SET SUBFUNCTION LEVEL INDICES. 
IF( ISl1,3)-2l l010,1010, l020 
lC 10 UT"P=2 
GC TO 1030 
1020 LSHF=3 
10?0 CCN 1 INliE 
c 
CC 1300 JMA=2.LEVH 
L"l=JMA-1 
REGENERATE !FUNC VALUES. 
IFI J"A-LSTMPI 1040,1010,1040 
RESER IFUNC VALUE FOR RESIDUALS. 
1040 00 lC60 JMA2=1,JSTOP 
IF t IFUNC( JMA, JMA2 I J 1060, 1050, 10 5J 
1050 IFUNC(JMA,JMA21=IFUNC(LM1,JMA21 
1C60 CCl\TINUE 




































































RESET fUNC VALUES FOR SuBFUNCTlONS. 
1C70 CCNTINUE 
INITIALIZE lFU~C TG LE\/El BELOW. 
DC 1080 JMA2=1,JSTOP 
IFUNC{Jf"A,JMA21=IFUNCILM1,JMA2l 










REPLACE l'S ~ITH R•S. 




GC TC 1220 
CGNT INUE 
LCW=IS(JMA2,2) 

























































SLBROUTINE REOPI(~EPIS,JSTOR,ICQV,NOTRM,MTRMS,MCOV,NOSF, IEPIS,NP1)000135BO 
DIMENSION 1covc20.256),IEPISCll.MTRMS(l) 00013590 
CCMl"CN IN,IOUT, IPRIM 00013600 
CATA IPLUS,MINUS/•+•,•-•/ 00013610 
LAST=MTRMS(NOTRM) +2 00013620 
IF(JSTORl630,630,600 00013630 






CO t20 JMA=l,NOTRM 
JTM~=MTRMSIJMAJ+l 
PUT SUBFUNCTION IN ROW NPl OF ICOV ALSO. 
THAT IS, IT IS ESSENTIAL ANO IPl ROW IS 
FOR COVERING TESTS. 























DC f25 JMA=l,NOTR~ 
IFllCOVlNPl,~TRMS(JMAl+ll-lPLUSJ630,625,630 
625 CCNTINUE 
,.. c (] l,p= 1 
GC lC 700 
flO CCNTINUE 
DC 680 JMA=l,NOTR~ 
JTMP=MTRMSIJMA)+l 
FIND ESSE~TIAL PT'S. 
I f I IC r V IN P 1 , J TM P l -1 PLUS I 64 J, 68 0, 6 40 
t4C CCNHNUE 
t=O 




I"' It l 




DC elC JMA=l,f\.OSf 
ELIMINATE COVERED SUBFUNCTICNS. 
JF( lCOV(JMA,lASTl-MlNlJSl 1ao,a10,180 
780 CCNlINUE 
DC ECC JMAl=l.NOl~M 
JTMP=MTRMSIJMA2l+l 






PRINT REDUCED PI TABLE. 
,~ R 1 HI I OUT, 82 0 l 
820 FCR,.,ATl 'OR!:DUCEO TAtlLE. I) 
~RITEllOUT,8J0l(MTAMS{JMAl,JMA:l,NOTRMI 
830 fCR~ATllH0,4X,3213) 
OC 9Cu JP=l.NPl 
! Fl ICCVI JP, LAST 1-f"INUSI 850,900, 850 
E50 CCNTINU" 
w R I F· ( rn u T ' a 6 0 l .J p • [ I c 0 v ' J p ' M TR Ms ( J"' A ) • l I • JM A= l ' N 0 T RM ) 
etc ~(R~8TII6,3211X,Al,1XI) 
<;CO Cli'.T!NUE 
If tllCDV)905,9C5, 1COO 
SC5 CC"lTlNU[ 
CHECK FOR MINTERM COVERAGE. 













































































I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 00014520 
00014530 
0·')014540 
~INI,.IZE 3RO LEVEL INPUTS. 
SUBRCUTINE ~3RDl(N2NDtI2NO,N3RD,I3RO,!S,IT,IFEEO,ICUTl 
I2NC-LIST OF 2ND LEVEL GATES. 
I3RC-LIST OF 3RO LEVEL GATES. 
1'12NC-NUMBER OF 2NC LEVEL GATES. 
N3RC-NUMBER OF 3RD LEVEL GATES. 
lffEC-FEDDING 3RO LEVEL GATES TO A PARTICULAR 
IS- CELL MINI~UMS FOR 2ND LEVEL INPUTS. 
IT- CELL MINI,.UMS FGR 3RD LEVEL INPUTS. 
IELIM-lfST OF INPUTS TO BE ELIMINATED. 
J,.A- LCCP INDEX. 
JMA2-[NTERIOR LOOP INDEX. 
ICUT-CUTPUT DEVICE LOGICAL UNIT NUMBER 
DIMEl\SION IT(30,ll,ISl30,ll 
Cil"HSION iHED( 3Ctl) 
CIMENSION !ELIMl3Cl 
Oll'El\SION l2NDl1J ,I3RDll) 
If(l\3ROll000, 1000,lO 
lC IF1~2NDllOOO,l000,20 
20 CCNT INUE 
2ND LEVEL GATE. 
INITIALIZE POTENTIAL INPUT ELIMINATIONS. 
DC 4C JMA=l,N3PD 
IG=I3RDIJMAl 
lELll'CIGl=lTIIG,ll 
i.R I TE ( IOUT, 30 l Ji" A• I G, IE LIM (I Gl 
30 FCRl't>"'OJ"'IA='•14,' lG=•,14,• 
40 CCNTINUE 

































AND EACH 3RD LEVEL POTENTIAL INPUT ELIMINAT00014870 
WITH THE 2ND LEVEL GATES .IT FEEDS TO 00014880 
FIND INPUTS TO BE ELIMINATED. 00014890 
DC 80 JMA=l,N2ND 
IFI IfEEOI JMA .11180, 80,50 
50 ITEl'P=IFfEDIJMA,11~1 
~IN=IS(l2NO(JMAl,l~ 
nc tC JMA2=2.ITEMP 
IG=IFEEDIJMA,JMA21 
I f L l I" { l G l =I AN C HH N, IELI MI I G) I 
\,R I TE ( IDL:T , 55 I JM A , J MA2, I G, IE LIM I I G) • M IN 
55 FCRl'ATI' JMA=',14,' JMA2='.I4t 1 IG:•, 14,' IELIM=•,14,• MIN=',141 
60 CCtd 11\Uf 
H CCI\ l lNUf: 
lCC 
lCCO 
DC !CG JMA=l,N3RO 
!G=l3ROIJMAl 
ELIMINATE THE INPUTS BY EXCLUSIVE ORING. 
I H I G • l I= IX C1R ( I Tl I G , ll , IE LIM ( I GI I 
WR!TEIIOUT,30.JMA,IG,IELIMIIGl 
CCl\111\UE 

































ELIMINATE 2ND LEVEL INPUTS. 
SuBPOUTINE EL2INl~2ND,12ND,IS,IT,IFEEO,JSTOP,!ORDRI 
V.!R~IBLES: 
N2NC-NuMBER OF SECCND LEVEL GATES. 
121110-LI ST DF SECOND LEVEL GA TES. 
IS -CELL MINIMUMS FOR SECOND LEVEL GATES. 
IT -CELL MINl~UMS FOR THIRD LEVEL GATES. 
!FfEO-LIST OF 3ND LEVFL GATES FEEDING 2ND LEVEL GATES. 
J2NC CURRENT 2ND LEVEL GATE BEING CONSIDERED. 
!Cll-OLTPUT LCGICIL U~IT ~UMBEN. 
MIN-CELL MlfHMUM FOR CURRENT 2ND LEVEL GATE BEING CONSIDERED. 
MIX-PRIMARY CELLIMAX FOR ANY CELLI. 
MIXC-MAX[MUM FOR CELL=MAX IF NO FEEDING 3RO LEVEL;=COMPLIMENT 
GF 3RD CFLL MINIMUM IF ONLY ONE FEEDING 3RD LEVEL GATE. 
~!Nf3-~INIMUM FOR FEEDING 3RD LEVEL CELL. 
BITNC-BlT NUMBER IN CELL BEING PROCESSED. 
MINT-~INIMU~ TEMPCRARY(FOR TESTING FOR tNPUT REMOVAL). 
IPMCV-!NPUT TO BE REMOVEC(MAYBE?l. 
JBEG-LOWER BOUND FOR INDEXING MINTERMS IN CELL. 
JF,..C-UPPER ROUND FOR INDEXING MINTERMS lN THIS CELL. 
JTfR~-TERM BEING CONSIDERED. 
0 IMEfl<; ION 
DIMENSION 












CO 1000 JMA=l,N2NO 
J21\C=!2ND(JMAJ 











































TEST NUMBER OF FEEDING 3RO LEVEL GATES; 
DIFFERENT CASES FOR ONE FEED, ZERO FEEDS, 












ZERO FEEDERS SET MAXIMUM FOR CELLIMAXC) TO 00015690 
PRIMARY CUBE. 00015700 
120 CCI\ T INUE 
MAXC=MAX 
130 CCNTINUE 
FINO FUNCTICN CELL. 
CALL CELLIMIN,MAXC,IBIN,NSIZE,ICRDRI 
WR IT E ( IOU T, 14 0 > MI t\ •MA XC, ( IB I Ni J l , J = 1 , IOR DR I 













ATTEMPT TO REMOVE 2ND LEVEL INPUTS. 
JENC=MAXC+l 























DO 2CC JMA3=JBEG,JENO 
TEST IF ALL THE ENTRIES IN THE NEW CELL 







TEST IF THIS TERMS VALUE IS A MINTERM OR 000016010 
00016020 
IFI IFUNC(l,JMA3) I l6C,16G.200 




TEST IF THIS TERM IS THE NEI-! CELL. 
J lER I' =JMA 3-1 
170 
lf!O 




















GC H 1000 
300 CCNT HWE 




THIS TERM IS IN THE CELL BUT IS NOT A VALUE00016160 
OF ONE OR A D.C. IN THE ORIGINAL FUNCTION. 00016170 
OJ NOT ELIMINATE IRMOV, JUMP TO NEXT TRY. 00016180 
HAVING CHECKED ALL VALUES IN THE NEW 
ANO FOUND THAT THEY ARE l'S OR oc•s, 
!~PUT JR~OV BY SETTING MIN TO MINT. 



















MORE THAN ONE FEEDING 3RD LEVEL GATE SPECIA00016370 
000 16380 
00016390 
INITIALIZE INHIBITING 3RO LEVEL MASK. 














DC 4CO JMA2=2,NFEED 
MINF3=1TIIFEECtJMA,JMA2J,ll 
JBEC=l'INFHl 






400 CCNT INUE 
HO 
FIND SECOND LEVEL CELL. 
CALL CELLIMIN,MAX,IBIN,NSIZE,IOROR) 
BEGIN REMOVING INPUTS. 
DO tCC JMA2~1,IOROR 
!Fl !811'.IJMA2l-JGNEl600,410,600 
CCN llN\JE 
l P M C V ~ 2 u ( I 0 R DR - J MA 2 ) 
l'If'li=l'IN-IRMOV 





























TEST IF All NE~ ENTRIES ARE MINTERMS OR O.C00016770 
nc 500 JMA3=JBEG,JSTOP 





TEST IF THIRD LEVEL MASK INHIBITS THIS TERMOOOH:820 
450 IF{~ASK3(JMA3ll5CC,SC0,46C 
41::0 CCN1 INUF. 
500 
TEST If THIS TERM IS IN THE CELL. 















HAVING CHECKED ALL NE~ TERMS AND FOUND THEM00016940 
MINTERMS OR DC'S, ELIMINATE THIS INPUT. 00016950 
~I ti= I' IN f 


























J3R[-THIRD LEVEL GATE TO BE PUT INTO MASK3. 
J2ND-SECOND LEVEL GATE TO BE PUT ONTO MASK2. 
~2N[-NUMBER OF SECGND LEVEL GATES. 
12~C-LIST OF SECO~D LEVEL GATES. 
IS-LlST OF SECOND LEVEL GATE CELL MINIMUMS. 
N3RC-NUMBER OF 3RO LEVEL GATES. 
13RC-LIST OF THIRC LEVEL GATES. 
IT-LIST OF THIRD LEVEL GATE INPUT CELL MINlMUMS. 
IFEEC-LIST JF FEECING 3KD LEVELS TO 2NO LEVEL. 
MASK2-MASK OF VALuES FOK SECOND LEVEL GATES. 









































INITIALIZE CONVERSION INDEX. THIS CONVERTS00017440 
THE VALUE OF IFEEO,~HICH IS AN INDEX FOR IT01017450 
re AN INDEX FOR MASK3. 00017460 







50 CCf\ T lf'HJF 
OC lOJ JMA=l,JSTOF 
00 ~C JMA2=1,N3RO 
MASK31JMA2,JMAl=l 
80 CCNl!rJUE 
CC 90 JMA2=1,N2NO 
~ASK2!JMA2,JMA):Q 
SO CCN T INUE 
lfSilJMAl=JFlLL 
100 CCN1 lNUE 
WRITE( lOUT.llCt 
CLEAR THE MASKS. 
lNIT!Al!ZE FIRST LEVEL VECTOR. 
110 FCl<,..ATl 1 0MASK3'.120X,'EL3IN' l 

































00 250 JMA=l,N3RD 
J3RD= l3RD (JMA l 
MI II,= IT I J3 RO .1 I 
JBEG=MIN+l 








210 Fo;l'H!LX,I5, '•'e 16161 









210 CCNT INUE 
28C CCNTINUE 
F Ill FIRST LEVEL VECTOR IF INPUTS ARE 
AT THE FIRST LEVEL GATE. 
WfH TE( IOUT ,28 5) ( lfST (JMA ),JMA=l,JSTOP t 
2 E 5 FC R" AT( I OL F s T I • 16 I 6) 













DC 700 JMA=l,N3RD 
J3RO= l 3RO(JMA) 
MIN=IT(J3RDtl) 
ELIMINATE INPUTS TC 3RO LEVEL GATE BY 
CALL CELL(M!N,MAX,IBIN,NSILE,!ORORI 




ELIMINATE INPUTS ONE AT A TIME. 












































































REVALUE MA SK3. 

























381 FCRMATC '0MASK3 1 , 1616) 
00018610 
00018620 
OG 500 JMA3=1,NOTRM 
~TEFM=MTRMS(JMA3)•1 


















TEST EACH SECOND LEVEL GATE FOR A MASK2 
VALUE CF l. 






TEST EACH THIRD LEVEL GATE HASK3 FOR A 
VALUE OF 1. 




THIS GATE COVERS A ONE, GO TO NEXT 




















GC 10 500 





GC TC 510 
5CO CCNTINUE 
Mll\=MINT 
GC TO 600 
THIS MINTERM ~AS NCT COVERED. DO NOT 00018980 











SCME MINTERM ~CT CCVEREC.REINITIALIZE MASK300019100 
510 CCN llM;E 
54C 
550 





CON l !NlJE 
MO CC N lINUE 

































sue~OUTlNE TO ELIMINATE DUPLICATE GATES. 
OJME!\SION 
C !MENS ION 
OIMEl\SICN 
DIMENSION 





DC lC JMA=l ,30 
Ir.UP (JMA)=JMA 
10 CC!\T INUE 





INITIALIZE IOUP ANO THE FLAG. 
LOOP THROUGH AND FINO DUPLICATE GATES. 





























REMOVE THE JMA2NO GATE MARK ITS REPLACEMENTOOC19640 
AND SET THE FLAG. 00019650 
50 lOU~il3RO(JMA2ll=l3JMA 
WR!TEIIOUT,551[3Jl'A,JMA,JMA2,N3RD 




cO CCN l INUE' 
JMA2=', I 5,' N3RO=', I 5l 



















GC TO 25 
JMA=JMA+l 










FINISHED SEARCHING FOR DUPLICATES. 00019850 
TEST FLAG TO SEE IF ANY DUPLICATES WERE FOU00019860 
4CO If ( IFLAG) 500, 70C, 500 
500 CCl\TINUE 
510 




CORRECT IFEEO FOR REMOVED GATES. 
~20 
lo.RITE! lOUT,520lJMA,C IFEEDtJMA,JMA2),JMA2=2tNFEEDI 
FCR~~TC 1 0JMA=•,15,• IFEED=',(T21,1615/J) 
sea 
cc sea JMA2=2,NFEED 
IFEEC!JMA,JMA21=1CUPIIFEEDIJMA,JMA21) 
COIT I NUE 


































SUBROUTINE AL TCKTt I 2ND, IS, IT, 13RD, I FEED, I FLA Gt 
lJSTCP.N3RD,N2ND,NEPIS,lORDRl 
NCV 24, 1977 
V~R IAHES: 
THIS ROUTINE ATTEMPTS TO MODIFY A CIRCUIT 
BY REPLACING FEEDING THIRD LEVEL GATES. 
J~A,JMA2,JMA3,JMA4-LGOP INDICES. 
IFLAG-FLAG WHICH INDICATES ALTERED CIRCUIT. 
=O MEANS NO ALTERATIONS. 
=+ ~EANS SOME ALTERATIONS. 
NRMOV-NUMBER Of REMOVED 3RD LEVEL FEEDING GATES. 
MIN2 -MINIMUM OF CELL FOR SECOND LEVEL GATE. 
MFEED-HINIMUM FOR CELL GF 3RO LEVEL FEEDING GATE. 
!GATE-FEEDING 3RO LEVEL GATE. 
IGTMP-TEMP 3RD LEVEL GATE TO ALTER CIRCUIT. 
DIMENSION I2N011J,13RD(l).MASK2132,256J 
0 I H II S ION MAS K3 ( 3 2, 2 56 ) , I S ( 3 0, 1 ) , IT (3 0 , 11 
OIMEllSION IFEED(3Q,l),lfUNCl40,256) 
CCMMCN IN,IOUT,IPRIM,ISET,JFUNC,LEVEL, 































DO lOC JMA=l,JSTOf 
DC 80 JMA2=1,N3RD 
f'IAS~3(JMA2,JMA)=l 
80 CCNTINUE 




DO ~~C JMA=l,N3RD 
J3RC=I3RD( JMA) 
MIN= I TIJ3RO ,1) 
JBEC:=MIN+l 









FILL MASK3 WITH ACTUAL VALUES. 
WR I lE ( IOUT, 210} JMA, ( "1A SK 3 {JM A, JMA2 I , JMA2 =l, JSTCP I 
210 FCR~AT(' ALTCKT •,[5/Cl3X,16I6ll 
250 CCNTllliUE 
00 340 JMA=l,N2ND 
J2NO=I2NO{JMAl 
Mll\=lSIJ2ND,ll 
FILL MASK2 WITH ACTUAL VALUES. 
JBEG=MIN+l 
WRITEIIOUT,260lJMA,J2ND,MIN 
260 FCRf'IATC'O GATE=' ,15,• CNE-SET-=•,15,• CELLMIN='• 
+151 








CREATF. ALTERNATE CIRCUITS. 
LOOP THROUGH ALL SECOND LEVEL 



































































DC 500 JMA=2.N2ND 
NfEEO=IFEEDlJ~A,ll 
LOOP THROUGH FEEDING THIRD LEVEL GATES TO 







DC 450 JMA2=2,NFEEO 
IGATE=IFEEDIJ"A,J~A2) 
MFEEC=IT(IGATE,11 
LOOP THROUGH POSSIBLE kEPLACEMENTS. 
DO 4CC JMA3=1,N3RO 
IF(IGATE-I3RD(JMA3l1360,400,400 
360 IGT~P=l3RDlJMA3J 





LOOP THROUGH TERMS TO CHECK FOR MAXTERM 
COVERAGE AND AVOID MINTERM INHIBITION. 
TEST IF WE ARE IN THE CELL. 
TEST FOR EFFECT OF OTHER 
FEEDING THIRD LEVEL GATES. 
IFl~FEED-21366,366,363 
3f3 CCNllNUE 











GO TO 450 
4CO CCNTINUE 






































































G A T E 
I 3 R D 1 N T H E E V E N T 0 F 
H A V [ N G B E E N R E M 0 V E O. 
CHECK WHETHER ANY 3RD LEVEL GATE 















Jfl IFLAGl510, 510,550 





w RI l E I I CUT, 52 0 l 
FOP.M~TI' ALTCKT FGUNO 
RETL ~N 
NO CHANGES FOR FEEDING GATES') 




580 FORM~TI' JMA=',151' NOW CONSIDERING REMOVING GATE•, 
•!5) 
DC 800 JMA2=1,N2NO 
NFEED=IFEEOIJMA2,l) 


































OC ESQ JMA3=JMA,N3RD 
I~RCIJMA3l=I3RO(J .. A3+1) 
CCNT l"IUE 
GC lC 560 
1000 J'1A=Jl'A+l 
GC H 560 
1010 CCNl INUE 
wRI1EIIOUT,1020lIFLAG,NRMGV 




FuNCT ION IOIST< Mii\, IORDR) 
CHANGES ANO' rIS, 1 3RD LEVEL ' 
THIS FUNCTION fl"DS THE DISTANCE FROM THE 




























SCME VALUE MIN. 
J=C 
DC 100 JMA=l, IOROR 










T~IS SUBROUTINE DOES THE STEP5 CHOOSING FDR SVAING 
PRIME IMPLICANTS AS GATE CANDIDATES. 
DIMENSION NCTSTI llolTTMP(l),MCELL(ll,ICUBElll,lSTMPlll 
DIME~SlCN ICElllll,IFUNCl40,256J 
CCMMCN IN,IOUT,IPRIM,ISET,IFUNC,LEVEL 
GO TC THE CRITERIA FOR THIS METHOD. 
GC 1c1so.10,20,190,3c,401,JCRIT 
TEST IF THIS COUNT OF NEW MINTERMS IS GREATER 
T~AN PREVIOUSLY COVERED. 
10 IFINEkMIN.LE.NCTSTl211 RETURN 
~CTSTl2l=NEWMIN 
GC TC 190 
TEST IF THIS COUNT OF NEW MAXTERMS IS .. 
GREATER THAN PREVIOUSLY COVERED. 
20 IFl~EWMAX.LE.NCTST(3)1 RETURN 
NCTSH 31=NEWMAX 
GO TO 190 
TEST FOR MAXTERMS IN HARD PLACES(TOTAL DISTANCE 
FORM PRIMARY CUBE.I. 
30 lf(~AXDST.LE.NCTSTl5)) RETURN 
NCT SH 51=MAXOST 
GC TC 190 
TEST FOR MINTERMS IN HARD PLACES. 
40 IFl~INDST.LE.NCTSTl6)1 RETURN 
NCTSTl61=MINOST 
GC TO 190 
TEST FOR MOST SUBFUNCTIONS(l-SETSI GENERATED. 
50 IF(~CCEL.LE.NCTSTClll RETURN 
190 NCTST(l)=NOCEL 
t.IHtF=NSTOP 




DC! 202 JMA=l,NCTE~P 
ISTMPIJMAl=ICELL(JMAI 




































































EXA~PLE 2 FIGURE 3 PAGE 52 IN PAPER 
FUNCTION oc ORDER: 4 
WITH 7 ~INTERfolS AND 0 0 CN'T CJlRES 
ISWTC= 1 IDBUG= 2 
folINTERMS ARE: 
3 8 10 
THIS IS Cl<T It 1 
3RD Lf'VEL GAHS 
T 2 ---1 
T 1 -11-
THIS IS CKT # 2 
3RD lfVEL OTES 
T 2 ---1 
T 1 -11-
THIS IS Cl<T # 3 
3RD LEVEL CllTES 






















GATES,AND INPUTS FRCM 3RC LEVEL 
,T 2,T 1 
,T 1 
GATES,AND INPUTS FROM 3RC LEVEL 
,T 2,T 1 
,T 1 
,r i 
2ND LEVEL GATES,AND INPUTS FROM 3RD LEVEL 
1--- ,T 2,T 1 
--11 , T 1 
11-1 




3 IS THE MINIMU~ WITH CNLY 6 GATES ANO ONLY 
0000000 
DIRECT INPUTS TC FIRST LEVEL 
DIRECT INPUTS TC FIRST LEVEL 
DIRFCT INPUTS TD FIRST LEVEL 
15 INPUTS ,... 
0 
0 
11. P. LEE H. 6 H 22 
FUNCTION OF ORDER: 6 
WITH 20 MINTER~S A~D 
ISWTC= 1 IOBUG= Z 
MINTERll!S .ftRE: 
0 1 2 
34 38 40 




0 00~' .T CARES 
6 8 9 16 17 18 20 21 
3RD LEVFL GATES 
T 1 ----11 







II OF GATES 
9 
OBVIOUSLY CKT# 
------ ,T l,T 4,T 2,T 5 
----1- ,T 1,T 4,1 3 
--1--- ,T 4,T 2,T 3 
# CF INPUTS 
23 
1 IS THE MINIMUM WITH ONLY 9 GATES ANO ONLY 
ooooooc 
22 24 25 





EXA~PLE 2 FIGURE 3 PAGE 16 IN PROPCSAL 
FUNCTION OF ORDER: 3 
WITH 5 ~INTERMS ANr 0 DON'T CARES 
IS~TC= 1 ICBUG= 2 
M1NTERMS ARE: 
0 I 2 3 s 
THIS IS Cf<l fi 1 
3RD LEVf'l GATES 
T 1 -1-
2ND LEV~L GATEStAND INPUTS FROM.3RC LEVEL 
CKT# 
1 
fl OF GATES 
3 
08VIOUSL Y CKH 
--1 , T 1 
II CF INPUTS 
5 
1 IS Thf MINIMUM WITH ONLY 3 GATES AND ONLY 
0000000 
5 INPUTS 
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